|
|
- Front-end to third-party virtual targets
- Front-end to third-party core simulators
- Front-end to third-party target servers
- Front-end to TRACE32 Back-End
- Same GUI as TRACE32 hardware debuggers
- Debug features as provided by third-party software/TRACE32 Back-End
- Trace features as provided by third-party software/TRACE32 Back-End
- Windows, Linux and MacOSX
- Reprise RLM floating licenses
|
 | |
|
|
- Compatible to external ETM Trace
- Readout through JTAG
- No Speed Limit
- Full Trace of Code and Data
|
| |
|
|
- Up to 8 GByte trace buffer
- Target voltage 1.2 .. 3.3 V
- 5 ns time stamp
- Program and data trace
- Performance analysis
- Function and task run-time measurement
- AUTOSAR-aware profiling
- Code coverage
- Support for Embedded Trace Macrocell (ETM), Program Trace Macrocell (PTM)
- Support for Embedded Trace Buffer (ETB), Trace Memory Controller (TMC), Trace Port Interface Unit (TPIU)
- Support for multiple trace sources in a single stream (CoreSight trace)
|
| |
|
|
- Support of High-Speed Serial Trace Port (ETM-HSSTP, ARM specified)
- Compatible to Xilinx Aurora protocol
- Support of up to four differential lanes
- Maximum 6,25Gbit/s lane speed
- Up to 8 GByte trace buffer size, sufficient for up to 48 Giga CPU cycles
|
| |
|
|
- 4 GByte trace memory
- Universal module that is prelicensed for a trace protocol on delivery, additional trace protocol licenses can be added
- Aurora-based trace protocols up to 8 RX lanes, up to 12.5 Gbit/s per lane
- Speed booster TRACE32 Preprocessor Aurora 2 delivers up to 22.5 Gbit/s per lane for up to 4 lanes
- PCIe 3.0-based trace protocol up to 8 RX/TX lanes, up to 8 Gbit/s per lane
- Maximum bandwidth of 100 GBit/s
- Reference-clock and bit-clock support
- Fast trace upload to the host computer
- Support for TRACE32 Streaming up to 400 MByte/s
- TRACE32 Standard Probe/Analog Probe option
|
| |
|
|
- Debugger for all cores of a multicore chip / multiprocessor system
- Debugging of high-performance and real-time cores, DSPs, accelerator and special-purpose cores
- Support for every multicore topology
- Support for all multicore operation modes
- Support for AMP, iAMP and SMP systems
- Single debug hardware can be licensed for all cores of a multicore chip / multiprocessor system
|
| |
|
|
- Real-time, non-intrusive display of RTOS system resources
- Task stack coverage
- Task related breakpoints
- Task context display
- SMP support
- Task related performance measurement
- Statistic evaluation and graphic display of task run times
- Task related evaluation of function run times
- PRACTICE functions for OS data
- Easy access via RTOS specific pull-down menus
- Support for all major RTOSes
|
| |
|
|
- ORTI and ARTI compliant
- Single-core and SMP operating systems
- Support for all standard AUTOSAR providers such as Elektrobit, ETAS, Vector
- Concurrent debugging of multiple AUTOSAR Classic platforms
|
| |
|
|
- Structured Language
- Menu Support
- Command Logs
- Custom Menues
- Custom Toolbars and Buttons
- Custom Dialog Windows
- 64-Bit Arithmetic
- Numeric, Logical and String Operators
- Direct Access to System States
|
| |
|
[www.arm.com] CoreSight On-chip Debug & Trace IP
Adaptation
