Uniform Look-And-Feel for all Processors


The embedded tools company
Features


Picture
  Highlights
ASM Debugger/HLL Debugger
FLASH Programmer
CTS Context Tracking System
STATISTIC and PERFORMANCE Analyzer
COVERAGE Analyzer
RTOS Debugger
INT Tools Integration
Front-End to TRACE32 Instruction Set Simulator
Front-End to Third-Party Core Simulators/Virtual Prototypes
Front-End to Third-Party Target Servers


FAQ
Frequently Asked Questions
Support
Technical Support
TOP

Features


 
ASM Debugger
  • Supports almost all file formats
  • Assembler source-level debugging
  • Advanced memory display
  • Inline assembler
  • Memory tests
  • Customizable windows
  • Peripheral windows
  • Terminal window
  • Semi-hosting
  • Flash programming
  • Full support for peripherals
High-Level-Language Debugging
  • Supports multiple languages
  • Full support for C++
  • Integrated into TRACE32 environment
  • Supports most compilers and hosts
  • Same user interface on different hosts
  • High speed download
  • Debugs optimized code
  • Display of function nesting
  • Display of linked lists
  • Powerful expression evaluation
TRACE32 Instruction Set Simulators
  • Integral part of TRACE32
  • Configurable as system under debug (PBI=SIM)
  • Allows post-mortem debugging
  • Software compatible to all TRACE32 tools
  • Easy high-level and assembler debugging
  • OS-aware debugging
  • Cache simulation (architecture dependent)
  • Program and data flow trace based on a bus trace protocol
  • Advanced trace analysis features
  • Powerful script language
  • Programming interface for peripheral simulation
  • Not available for the MIPS architecture
  • Not available for processor architectures that support user-defined instructions
TRACE32 Front-End
  • Front-end to third-party virtual targets
  • Front-end to third-party core simulators
  • Front-end to third-party target servers
  • Front-end to TRACE32 Back-End
  • Same GUI as TRACE32 hardware debuggers
  • Debug features as provided by third-party software/TRACE32 Back-End
  • Trace features as provided by third-party software/TRACE32 Back-End
  • Windows, Linux and MacOSX
  • Reprise RLM floating licenses
ROM Monitor
  • Compatible with Emulator
  • Support for C,C++ and ASM
  • Communication via Eprom Simulator
  • Communication via RS232 or customized .DLL link
  • Windows9x, WindowsNT and Unix
  • Monitor Code with Source
  • Monitor Code Royalty Free
Logical Display of Peripherals
  • Display of onchip peripherals
  • User definable windows
  • Interactive window definition with softkey support
  • Pulldown menues for selection of choices
  • Additional description for each field
Script Language PRACTICE
  • Structured Language
  • Menu Support
  • Command Logs
  • Custom Menues
  • Custom Toolbars and Buttons
  • Custom Dialog Windows
  • 64-Bit Arithmetic
  • Numeric, Logical and String Operators
  • Direct Access to System States
Trace-based Debugging (CTS)
  • Allows re-debuggging of a traced program section
  • Provides forward and backward debugging capabilities
  • High-level language trace display including all local variables
  • Timing and function nesting display
  • Has the ability to fill most trace gaps caused by the limited bandwidth of trace port
Protocol Analysis
  • CAN Support
  • FlexRay Support
  • LIN Support
  • SPI Support
  • USB Support
  • I2C Support
  • JTAG Support
  • ASYNC Support
  • PCI Support
  • DRAM Support
  • User Specific Protocols
Logger
  • Software trace of any size stored in an array structure on the target
  • General trace format provided by TRACE32-PowerView
  • Configuration and display commands provided by TRACE32-PowerView
  • Works as trace with address and data information
  • Works as a program flow trace (SH4, PowerPC)
  • Time stamp possible
  • Predefined algorithms to fill the trace provided by Lauterbach
  • User defined algorithms to fill the trace also possible
Snooper
  • Samples memory while application is running
  • Support for special debug communication channels
  • All trace display and analysis functions can be used
  • Trigger on specific values
  • Dynamic performance analysis
Trace-based Profiling
  • Detailed analysis of function run-times
  • Detailed analysis of task run-times and state
  • Graphical analysis of variable values over the time
  • Analysis of the time interval of a single event (e.g. Interrupt)
  • Analysis of the time interval between 2 defined events
Sample-based Profiling
  • Long-time performance analysis for functions
  • Long-time performance analysis for tasks
  • Long-time analysis of the contents of a variable or memory location and more
Trace-based Code Coverage
  • Real-time code coverage without instrumentation
  • Suitable for long-term testing
  • Analysis for both assembly and source code level
  • Off-line review capabilities
  • Full support of multicore chips
Memory Analysis
  • Display of allocated memory blocks
  • Memory allocation Statistics
  • Check for out-of-bounds writes
  • Trace of allocation calls
  • Graphical displays of memory usage
Snooper
  • Samples memory while application is running
  • Support for special debug communication channels
  • All trace display and analysis functions can be used
  • Trigger on specific values
  • Dynamic performance analysis
NOR FLASH Programming
  • Internal and/or external NOR FLASH memories
  • All common NOR FLASH types
  • Programming of multiple NOR FLASH devices
  • Provided by debuggers and in-circuit emulators
NAND FLASH Programming
  • Generic and CPU-specific NAND FLASH controllers
  • Support all common NAND FLASH devices
  • Bad block treatment (skipped, reserved block area)
  • ECC generation
Multicore Debugging
  • Debugger for all cores of a multicore chip
  • Debugger for application cores, DSPs, accellerator cores and special-purpose cores
  • Debugger for more than 80 core architectures
  • Support for every multicore topology
  • Support for all multicore operation modes
  • Support for AMP and SMP systems
  • Single debug hardware can be licensed for all cores of a multicore chip
TPU Debugger (68332, MPC55x/56x)
  • Full support of TPU1, TPU2 and TPU3
  • Step and Go commands
  • Supports all TPU Breakpoints
  • Disassembler for Microinstructions
  • Monitor all TPU Registers during stepping
  • Modify TPU internal Registers
  • Display of Entry Points
  • Peripheral View of TPU Registers
OS-aware Debugging
  • Real-time, non-intrusive display of RTOS system resources
  • Task stack coverage
  • Task related breakpoints
  • Task context display
  • SMP support
  • Task related performance measurement
  • Statistic evaluation and graphic display of task run times
  • Task related evaluation of function run times
  • PRACTICE functions for OS data
  • Easy access via RTOS specific pull-down menus
  • Support for all major RTOSes
3rd Party Tool Integration
  • Editor Integration
  • CASE Tool Integration
  • Kernel Integration
Help System
  • Acrobat Based Documentation
  • Fast Text Search
  • Device Specific Filtering
  • Basic and Advanced Help
  • Training Manuals Included
  • WWW Update




Copyright © 2016 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 1-Aug-2016