ARM/Cortex ETM (serial)


The embedded tools company


X-Gene

ARM/Cortex ETM (serial)
  Highlights
Support of High-Speed Serial Trace Port (ETM-HSSTP, ARM specified)
Compatible to Xilinx Aurora protocol
Support of up to four differential lanes
Maximum 6,25Gbit/s lane speed
Up to 4 GByte trace buffer size, sufficient for up to 24 Giga CPU cycles
Support for AMCC
Support for ARM, Cortex-R4


Link Dim
Modules
Adaptions
Dimensions
Freq
Max. Operation Frequency
Order
Order
Information
Support
Technical Support
PowerTrace-II
ARM-ETM Parallel Trace

TOP

Features


The High-Speed Serial Trace Port (HSSTP) is based on the Xilinx Aurora protocol. Parallel tracedata of the target CPU (e.g ARM-ETMv3.x) is coded 8b/10b and converted to a serial bit stream. This is sent by differential signal lines to the TRACE32 preprocessor which recovers the original parallel data.

Up to four differential lanes with data rates of up to 6.25Gbit/s are supported by the TRACE32 preprocessor hardware.

The High-Speed Serial Trace Port is supported with PowerTrace-II only. It provides time stamp features and can serve the filter and trigger capabilities of the ETM.

 
TOP

TRACE EXTENSION FOR SERIAL TRACE PORT


The PowerTrace samples all trace port lines up to a speed of 500 MHz into the trace buffer. The maximum size of the trace buffer is 64/128 MFrames (1 frame per clock).

The connection to the target is done by standardized adapters defined by manufacturer. The system can run on PCs or any workstation.

 
TOP

Serial-Trace-Port: Trace Features For Advanced Debugging


Program Flow Trace

Data Trace

Timestamp

Trace Filter and Trigger
  • Sample only the specified event
  • Sample the complete program flow and the specified data event
  • Switch the sampling to the trace buffer on/off after a specified event occurred
Trace-based Debugging (CTS)
  • Allows re-debuggging of a traced program section
  • Provides forward and backward debugging capabilities
  • High-level language trace display including all local variables
  • Timing and function nesting display
  • Has the ability to fill most trace gaps caused by the limited bandwidth of trace port
SmartTrace
  • Fills in missing code
  • Direct branch reconstruction
  • Indirect branch reconstuction with CTS
  • Memory and Register values from CTS
Energy Profiling
  • Realtime measurement of 3 current and 4 voltage lines
  • Realtime trigger on current, voltage and power
  • Time correlation with other TRACE32 tracetools
  • Energy statistics on function and task level
  • Fully integrated in the TRACE32 user interface
 
TOP

Serial-Trace-Port: Trace Features For Runtime Analysis


Trace-based Profiling
  • Detailed analysis of function run-times
  • Detailed analysis of task run-times and state
  • Graphical analysis of variable values over the time
  • Analysis of the time interval of a single event (e.g. Interrupt)
  • Analysis of the time interval between 2 defined events
Sample-based Profiling
  • Long-time performance analysis for functions
  • Long-time performance analysis for tasks
  • Long-time analysis of the contents of a variable or memory location and more
 
TOP

Serial-Trace-Port: Trace Features For Quality Assurance And Optimizing


Trace-based Code Coverage
  • Real-time code coverage without instrumentation
  • Suitable for long-term testing
  • Analysis for both assembly and source code level
  • Off-line review capabilities
  • Full support of multicore chips
Trace-based Cache Analysis
  • Basic support for all microcontrollers
  • Advanced support for ARM architecture
  • Optimize instruction and data cache usage
  • Find bus transfer bottlenecks
  • Verify effects of code optimisation
  • Simulate effects of different cache sizes
  • Various graphical and numerical displays
 
TOP

Speed


The max. supported speed of the Serial Trace Port depends on the number of differential trace port lanes.

  • 6.250 Gbit/s per lane (up to three lanes)
  • 3.125 Gbit/s per lane (at four lanes)
 
TOP

Trace Display


TRACE32 offers a comprehensive trace display and analysis.



 
TOP

ETM Settings


TRACE32 offers intuitive access to all ETM settings.



 
TOP

Basic ETM Filter and Trigger


The basic filter and trigger features are easy to use.

  • TraceEnable: Sample only the specified event.
  • TraceData: Sample the complete program flow and the specified data event.
  • TraceON: Switch the sampling to the trace buffer on after the specified event occurred.
  • TraceOFF: Switch the sampling to the trace buffer off after the specified event occurred.
  • TraceTrigger: Stop the sampling to the trace buffer at the specified event. A trigger delay is possible.
 
TOP

3-States Sequencer


The programming for the 3 state sequencer is supported by a special dialog window.


 
TOP

Reconstruction of Trace Gaps


A large number of indirect branches or a large number of data transfer can cause an overflow of the internal ETM FIFO. The result is, that trace information is lost. TRACE32 can reconstruct such trace losses with the SmartTrace and CTS.





 
TOP

Code Coverage


If a PowerTrace is used, a hardware based code coverage can be performed on a 4 x 4 MByte code range. The code coverage includes executed/not executed and branch taken/not taken.





 
TOP

Adaption


Adaption for ARM ETM Preprocessor HSSTP

 
TOP

Details and Configurations


 
X-Gene
APM883204-X1Applied Micro Circuits Corporation
APM883208-X1Applied Micro Circuits Corporation
APM883308-X1Applied Micro Circuits Corporation
APM883408-X1Applied Micro Circuits Corporation
APM883408-X2Applied Micro Circuits Corporation




Copyright © 2016 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 19-Oct-2016