Power Debug Interface USB 3
The embedded tools company
Extensions and Configuration
Supported Processor Lines
Extensions
home > •  > • 


JTAG Debugger for ARM, PowerPC, TriCore, 68K, HC12, SH4, XSCALE, etc.
  Highlights
Support for over 80 microprocessor architectures, e.g. ARM, Cortex, Power Architecture, Intel x86/x64, etc.
Universal debug module, connect to target via architecture-dependent debug cables
Universal debug module, connect to target via CombiProbe for debugging and 4-bit System Trace
USB3.0 interface to all hosts
PODBUS interface to Logic Analyzer modules, e.g. PowerProbe, PowerIntegrator
Trigger connector to send and receive trigger pulses


Dim
Modules
Adaptions
Dimensions		 Order
Product
Information		 Support
Technical Support



 

Extensions and Configuration


Thanks to the modularity concept of Lauterbach, the tools are designed around base modules which are universal and architecture-independent. PowerDebug USB 3 as a debug module will then be connected to the target via architecture-specific debug cables or CombiProbe, which support over 80 microprocessor architectures in use in the embedded-market. CombiProbe is used mainly for Intel® x86 architecture. PowerDebug USB 3 is a standalone module without trace extension, if trace is required or faster upload and download speed is preferred, please visit PowerDebug PRO.

The following picture shows the extensions of PowerDebug USB 3 and configuration examples.
Configuration of PowerDebug USB 3
 

Supported Processor Lines


To have an overview of the debug features and specialities of a certain microprocessor architecture, please select from the list:

78K0R/RL78 JTAG Debugger AndesCore Debugger APEX Debugger APS Debugger ARC Debugger ARM/XSCALE Debugger ARM11 JTAG Debugger ARM7 JTAG Debugger ARM9 JTAG Debugger ARP32 Debugger AVR32 Debugger AVR8 Debugger Beyond Debugger Blackfin Debugger C166CBC Debugger C2000 JTAG Debugger C5500 Debugger C6000 Debugger CEVA Oak/TeakLite Debugger CEVA-X Debugger ColdFire BDM Debugger Cortex-A ARMv7 JTAG Debugger Cortex-A/-R ARMv8 Debugger Cortex-M (ARMv6/7/8 32-bit) Debugger Cortex-R ARMv7 JTAG Debugger CPU32 Debugger DSP56800 and DSP56800E Debugger DSP56K Debugger eSi-RISC Core Debugger eTPU Debugger GTM Debugger (TriCore) H8S/H8SX Debugger Hexagon Debugger JANUS Debugger JTAG Debugger for S-GOLD M-Core Debugger M32R Debugger M8051EW Debugger MicroBlaze Debugger MIPS32/MIPS64 Debugger MMDSP Debugger MPC5200 Debugger MPC5xx/8xx Debugger MPC5xxx and SPC5xx Debugger MPC74XX Debugger MPC86XX Debugger MSP430 Debugger NIOS II Debugger ONCE Debugger for DSP56300 PCP Debugger (TriCore) PowerQUICC II/Pro Debugger PowerQUICC III Debugger PPC400 Debugger PPC440 Debugger PPC600/750 Debugger QorIQ PowerPC 32/64 Bit Debugger R8051XC Debugger RH850 Debugger RISC-V Debugger RX-Family Debugger S08 Debugger S12 Debugger SH Debugger StarCore Debugger STM8 Debugger STRED Debugger Teak/TeakLite Debugger TeakLite-III Debugger TRACE32 Tools for Intel® Processors TriCore Debugger V850 Debugger VR Debugger XC2000/C166SV2 Debugger XC800 Debugger XScale Debugger Xtensa Debugger ZSP Debugger
 

Extensions
Medium-speed Logic Analyzer (PowerProbe)
  • Timing Analyzer up to 400 MHz
  • State Analyzer up to 100 MHz
  • 64 Input Channels
  • Transient Recording
  • Time Correlation with RISC Trace
  • Clock Qualifier for State Clock
  • Mixed State and Timing Mode
  • 4 State Clock Inputs
  • Optional FPGA Onchip Trace
  • Optional Pattern Generator
  • Protocol Support for CAN, USB, etc.
High-speed Logic Analyzer (PowerIntegrator)
  • Timing Analyzer with 500 MHz on all Channels
  • State Analyzer up to 200 MHz DDR
  • 204 Input Channels
  • Transient Recording
  • Time Correlation with other Tracetools
  • Clock Qualifier for State Clock
  • Mixed State and Timing Mode
  • 4 Clock Inputs
  • MICTOR and Standard Probes (single ended)
  • MICTOR differential Probes
  • Analog Voltage and Current Probe
  • 3G/DigRF Protocol Support





Copyright © 2019 Lauterbach GmbH, Altlaufstr.40, 85635 Höhenkirchen-Siegertsbrunn, Germany   Impressum     Privacy Policy
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 25-Sep-2019