FAQs for PPC44X


The embedded tools company

Search FAQs



PDF document ( 35KB / 21-Nov-2019 )


How should I connect TRACE32-ICD JTAG connector to a Xilinx target? What are the correct IRPRE/IRPOST and DRPRE/DRPOST settings? (Virtex-PPC4XX)
Ref: 0208

This document describes for Xilinx Virtex chips how to:
  • Calculate the multicore pre/post settings
  • Debug the embedded PPC405/PPC440 cores
  • Trace the program flow of PPC405/PPC440 cores
NOTE: In some cases the application advises to use the CPU setting "VirtexPPC". You will need a SW from May 2006 or later for this. If your SW does not offer this setting, you need to get an update. Any attempt to use PPC405F or PPC405D instead will fail and is a waste of time. To debug PPC440 cores in a Virtex5 (e.g. SYStem.CPU Virtex5PPC, PPC440G, ...) will need SW newer than March 2008.

How to enable/configure muxed trace interface for TRACE (PPC440GX)
Ref: 0203

1. Enable Trace Broadcast:
  • CCR0[DTB]=0
(Register can be found in the tree "Instruction and Data Cache"-"Core Configuration Registers") 2. Select the pin group for the trace signals:
(! [CTEMS] register bit description in "PPC440GX_UM2001_v1_04.pdf" is upside down!)
  • SDR0_PFC1[CTEMS]=0 == GROUP A
    • TrcTS1:6 muxed with GPIO
    • (muxes the CPU trace functionality on the trace interface signals TrcTs1, TrcTS2, TrcTS3, TrcTS4 and TrcTS5. With this selection ethernet groups 4, 5 and GPIO's GPIO27, GPIO28, GPIO29, GPIO30 and GPIO31 cannot be used.)
    Configure GPIO pins:
  • SDR0_PFC0[G18E-G22E]=1 (Select TrcESx as GPIOx)
  • SDR0_PFC1[CTEMS]=1 == GROUP B
    • TrcTS1:6 muxed with EBC/EBMI
    • (muxes the CPU trace functionality on the external master interface signals BusReq, ExtAck, ExtReq, HoldAck, HoldReq and PerErr. With this selection the external master interface cannot be used.)
    Disable the Lauterbach analyzer TERMINATION of the Trace Preprocessor during initialization:
  • a.TERMINATION OFF
    • if termination is enabled, the signals will be terminated to the THRESHOLD voltage. (e.g 1.5 V). This will disturb/lock the "HoldReq" signal and stop the CPU at all.
    • after the EBC bus interface is disabled for trace (SDR0_PFC0[TRE]=1 + SDR0_PFC1[CTEMS]=1), the termination can be enabled afterwards.
3. Enable Trace output:
  • SDR0_PFC0[TRE]=1


Stepping over TLBWE instruction result in another program flow as in run mode. (PPC4xx)
Ref: 0377

There is a difference between stepping and running over a tlbwe instruction sequence.

In run mode, the CPU performs the code as usual, the execution of a tlbwe instruction changes the UTLB contents but does not cause a context synchronization and thus does not invalidate or otherwise update the shadow TLB entries.
Any modification in the UTLB will not be active until the next context synchronizing (ISYNC, RFI, RFCI, SC, interrupts) takes place.
In usual, the application prepare the hole new MMU map, and switch to the new MMU table with a context synchronising instruction at the end of the TLB instruction sequence.

If debug mode, CPU is stopped and the debugger have access to register and memory, each single step forces implicit an ISYNC command. This is a special behavior of the debug mode and mean, with each step a context synchronizing will be forced. Therefore its not possible to step over the standard MMU initialisation sequence.

A recommendation is to set at breakpoint (BP) at the end or after of the TLB init loop. May be at the ISYNC instruction, and run over the TLB setup routine to the BP.

The SYStem.Up/InTargetReset doesn't work with an APM86xxx device! The contents of the memory views are wrong. (APM86190_APM86290_APM86491_APM86692_APM86791)
Ref: 0410

Some Revisions of the APM86xxx family need a special handling for Reset. As a rule of thumb the Revison A e.g. of an APM86x90 requires an SYStem.Option.ResetMode CHIP while the later revisions require an SYStem.Option.ResetMode SYSTEM.

What does a "Protected Access Error" mean? (APM86190_APM86290)
Ref: 0409

Section Memory Controller initialization of User Guide: After Reset the Memory Queue, Memory Controller and DDR PHY are hold in Reset and clocks are disabled. Any request on the PLB Bus designating DRAM or one of the above Peripherals (ERPN 0x0 to 0x3) will cause an infinite stall of the CPU (=>RESET). Furthermore the L2 Cache can not be enables (L2COBE) before the above mentioned Peripherals are out of Reset and working. A such situation is guarded by an "Protected Access Error". The Memory views addressing ERPN 0x0 to 0x3 (PLB5) are unlocked as soon as the clock gating is enabled and the reset is deasserted.

What is the difference between APM86x90 and APM86x90B?
Ref: 0411

Use CPU selection APM86x90 for -> Rev A (primary silicon)
Use CPU selection APM86x90B for -> Rev B,C,D,E (all newer one)

Why does SYStem.Detect.CPU detect an ApmPacketProSingle/Dual and not the correct CPU derivative. (APM86491_APM86692)
Ref: 0408

Many devices of the APM86xxx family share common JtagIDs which do not allow to distinguish between the single derivatives. As a solution a general ApmPacketProSingle/Dual device is detected to allow general debugging.




Copyright © 2019 Lauterbach GmbH, Altlaufstr.40, 85635 Höhenkirchen-Siegertsbrunn, Germany   Impressum     Privacy Policy
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 28-Nov-2019