PowerTrace


The embedded tools company


Picture
  Highlights
Fast debugger and very fast download
Upload of full trace within 10 seconds
Programming support for on-chip and external flashes
Hardware breakpoints and trigger (if supported by the on-chip debugging support)
Program and data flow trace
256 or 512 MByte trace memory
300 MHz effective sample rate with AUTOFOCUS self calibration
Statistic functions
Performance analysis
Code Coverage
USB and Ethernet interface included
 
  Introduction
TRACE32-PowerTrace is a very fast debugger plus a 16 MFrame trace memory in one box. This tool supports all on-chip debugging standards and in addition all common trace ports such as NEXUS, ARM-ETM etc.


Freq
Max. Operation Frequency
Order
Order
Information
Support
Technical Support



TOP

PowerTrace Concept




The PowerTrace Module includes all systems for trace and debugging. Controlled by an PowerPC controller with 200 MHz it gives max. performance for fast download and trace upload.

TOP

Controller


CPU

  • 200 MHz PowerPC
  • 250 Drystone 2.1 MIPS
  • 64 MByte SDRAM

PODBUS Interface to PC, TRACE32-ICE or TRACE32-FIRE

Direct USB Interface

  • USB-1 12 MBit/sec
  • USB-2 480 MBit/sec

Direct FastEthernet Interface

  • 10/100 MBit/sec
  • Upload of full trace (256 MByte) within 10 seconds
TOP

Active Debugger


Debuggers available

Support of combined operation

  • BDM
  • JTAG
  • OCDS
  • ONCE

Software Compatible to In-Circuit Emulator

  • Operation System
  • PRACTICE
  • ASM Debugger
  • HLL Debugger for C,C++, ADA, PASCAL
  • Peripheral Windows

High-Speed Download

  • Up to 5000 KByte/sec
  • Fastest JTAG Debugger worldwide


      ProcessorkByte/secJTAG Clock Speed
      PowerPC (PQ3)520050 MHz
      NIOS-II (Altera)200040 MHz
      Tricore125025 MHz
      ARM940125030 MHz
      MPC860170040 MHz
      SH482020 MHz

Variable Debug Clock Speed

  • 10 kHz...5 MHz
  • 1/4 CPU Clock
  • 1/8 CPU Clock
  • Variable up to 100 MHz
TOP

Trace Analyzer


Trace Port

  • Max. 92 Trace Channels for 100 MHz Operation
  • Max. 46 Trace Channels for 200 MHz Operation
  • Max. 23 Trace Channels for up to 400 MHz Operation
  • High effective trace rate by self calibration

Supported Adapters



MICTOR Adaption

  • 2 Mictor probes (34 channels) can be used

Trace Storage

  • 256/512 MByte Trace Storage
  • 16/32 MFrames
  • 64/128 M ETM or NEXUS Frames typically
  • Full Dual-ported
  • Hardware Search Engine
  • 640 MByte/sec sample rate
  • Time Stamp 12.5 (20) ns Resolution
  • Time Correlation and Tracking with other TRACE32 Tools

Code Coverage

  • Hardware Code Coverage
  • 4 Segments with 2 or 4 MByte each

Data Coverage

  • Hardware Data Coverage
  • 4 Segments with 256 or 512 KByte each

Shadow Memory

  • 4 Segments with 256 or 512 KByte each

Breakpoints

  • 4 Breakpoint Memory with 256 or 512 KBit each

Trigger Sequencer

  • 4 Trigger Events
  • 4 Trigger Levels
  • 3 Trigger Counters

Trigger Delay

  • 0 .. 300 s

External Trigger

  • Input from PODBUS
  • Output to PODBUS

Performance Analyzer

Support for EPROM/FLASH Simulator

  • Breakpoints in ROM Area
  • 8, 16 and 32 Bit EPROM/FLASH Emulation
TOP

Software Debugger


ASM Debugger
  • Supports almost all file formats
  • Assembler source-level debugging
  • Advanced memory display
  • Inline assembler
  • Memory tests
  • Customizable windows
  • Peripheral windows
  • Terminal window
  • Semi-hosting
  • Flash programming
  • Full support for peripherals
High-Level-Language Debugging
  • Supports multiple languages
  • Full support for C++
  • Integrated into TRACE32 environment
  • Supports most compilers and hosts
  • Same user interface on different hosts
  • High speed download
  • Debugs optimized code
  • Display of function nesting
  • Display of linked lists
  • Powerful expression evaluation
Memory Analysis
  • Display of allocated memory blocks
  • Memory allocation Statistics
  • Check for out-of-bounds writes
  • Trace of allocation calls
  • Graphical displays of memory usage
Intelligent Loader
  • Up to 30 times faster download speed
  • Differential loader especially designed to speed-up iterative edit/compile/load cycles
  • Zipped download for large files
  • Memory contents are verified by checksum instead of reading memory
Multicore Debugging
  • Debugging support for homogeneous and heterogeneous multiprocessor and multicore systems
  • High quality standard debuggers can be combined for multiprocessor and multicore systems
  • All TRACE32-ICD debuggers are designed to work together in a multiprocessor/multicore debugging environment
  • Fast integration of third party debuggers
  • Several processors in a single piece of silicon can share the same debug port
  • Start and stop synchronisation
Full MMU Support
  • Full integrated support of processor′s MMU
  • Display of processor MMU registers
  • Display of MMU table entries
  • Display of address translation table
  • ′Shadowing′ MMU address translation inside debugger
  • Full virtual and physical access to target at any time
  • Debugger has optionally write access to write protected memory areas
  • Detection and decoding of software MMU tables built by operating systems
  • Support for several user space MMU tables side by side
  • TLB context tracking and git statistics via CTS
Logical Display of Peripherals
  • Display of onchip peripherals
  • User definable windows
  • Interactive window definition with softkey support
  • Pulldown menues for selection of choices
  • Additional description for each field
Script Language PRACTICE
  • Structured Language
  • Menu Support
  • Command Logs
  • Custom Menues
  • Custom Toolbars and Buttons
  • Custom Dialog Windows
  • 64-Bit Arithmetic
  • Numeric, Logical and String Operators
  • Direct Access to System States
NOR FLASH Programming
  • Internal and/or external NOR FLASH memories
  • All common NOR FLASH types
  • Programming of multiple NOR FLASH devices
  • Provided by debuggers and in-circuit emulators
NAND FLASH Programming
  • Generic and CPU-specific NAND FLASH controllers
  • Support all common NAND FLASH devices
  • Bad block treatment (skipped, reserved block area)
  • ECC generation
SIM Instruction Set Simulators
  • Easy high-level and assembler debugging
  • Interface to all compilers
  • Trace Buffer
  • Powerful script language
  • Software compatible to all TRACE32 tools
  • Hardware simulation
Trace-based Profiling
  • Detailed analysis of function run-times
  • Detailed analysis of task run-times and state
  • Graphical analysis of variable values over the time
  • Analysis of the time interval of a single event (e.g. Interrupt)
  • Analysis of the time interval between 2 defined events
Trace-based Code Coverage
  • Real-time code coverage without instrumentation
  • Suitable for long-term testing
  • Analysis for both assembly and source code level
  • Off-line review capabilities
  • Full support of multicore chips
Sample-based Profiling
  • Long-time performance analysis for functions
  • Long-time performance analysis for tasks
  • Long-time analysis of the contents of a variable or memory location and more
SmartTrace
  • Fills in missing code
  • Direct branch reconstruction
  • Indirect branch reconstuction with CTS
  • Memory and Register values from CTS
Energy Profiling
  • Realtime measurement of 3 current and 4 voltage lines
  • Realtime trigger on current, voltage and power
  • Time correlation with other TRACE32 tracetools
  • Energy statistics on function and task level
  • Fully integrated in the TRACE32 user interface
CTS Trace-based Debugging
  • Allows re-debuggging of a traced program section
  • Provides forward and backward debugging capabilities
  • High-level language trace display including all local variables
  • Timing and function nesting display
  • Has the ability to fill most trace gaps caused by the limited bandwidth of trace port
Logger
  • Software trace of any size stored in an array structure on the target
  • General trace format provided by TRACE32-PowerView
  • Configuration and display commands provided by TRACE32-PowerView
  • Works as trace with address and data information
  • Works as a program flow trace (SH4, PowerPC)
  • Time stamp possible
  • Predefined algorithms to fill the trace provided by Lauterbach
  • User defined algorithms to fill the trace also possible
FDX (Fast Data eXchange) Framework
  • Interaction of target application with 3rd party host application
  • No additional hardware necessary
  • High bandwidth
  • Real time data transfer
  • Software trace capabilities
Snooper
  • Samples memory while application is running
  • Support for special debug communication channels
  • All trace display and analysis functions can be used
  • Trigger on specific values
  • Dynamic performance analysis
OS-aware Debugging
  • Statistic evaluation and graphic display of task run times
  • Task related evaluation of function run times
  • Statistic evaluation and graphic display of task states
  • Manual executed system calls
  • Task stack coverage
  • PRACTICE functions for OS data
  • RTOS related pull-down menu
  • Task selective debugging
3rd Party Tool Integration
  • Editor Integration
  • CASE Tool Integration
  • Kernel Integration
Help System
  • Acrobat Based Documentation
  • Fast Text Search
  • Device Specific Filtering
  • Basic and Advanced Help
  • Training Manuals Included
  • WWW Update
TOP

Supported Processor Lines



Supported CPUs by Debugger

Supported CPUs by Trace

Other WWW Sites

TOP

Extensions


FLEX Adapter
  • Highly Flexible Adapters
  • For Debuggers and ICD Trace
  • High Signal Quality
  • Adapted Impedance
  • MICTOR
  • 100 MIL
  • SAMTEC
  • YAMAICHI
Half-Size Adapters for Debuggers
  • 100 mil to 50 mil Adapters
  • Small Footprint for Target Connector
Logic and Protocol Analyzer (PowerProbe)
  • Timing Analyzer up to 400 MHz
  • State Analyzer up to 100 MHz
  • 64 Input Channels
  • Transient Recording
  • Time Correlation with RISC Trace
  • Clock Qualifier for State Clock
  • Mixed State and Timing Mode
  • 4 State Clock Inputs
  • Optional FPGA Onchip Trace
  • Optional Pattern Generator
  • Protocol Support for CAN, USB, etc.
Bus Analyzer (PowerIntegrator)
  • Timing Analyzer with 500 MHz on all Channels
  • State Analyzer up to 200 MHz DDR
  • 204 Input Channels
  • Transient Recording
  • Time Correlation with other Tracetools
  • Clock Qualifier for State Clock
  • Mixed State and Timing Mode
  • 4 Clock Inputs
  • MICTOR and Standard Probes (single ended)
  • MICTOR differential Probes
  • Analog Voltage and Current Probe
  • 3G/DigRF Protocol Support
EPROM/FLASH Simulator
  • 8, 16 or 32 Bit Operation
  • 2, 8, 16 or 64 MBit Versions
  • DIL or PLCC Adapters
  • SO Adapter
  • TSOP Adapter
  • ESI-CON for In-Circuit Simulation
  • Monitor Control
  • NMI and RESET Generation
Trigger Probe
  • Works with ICE, FIRE and ICD
  • Asynchronous Trigger
  • Synchrounous Trigger
  • Pulse Width Trigger
  • Glitch Trigger
  • Scope Trigger Output

TOP

Configuration Examples


TOP

Debugger, Trace and EPROM/FLASH Simulator on PC or Workstation


Hub 10-Base-T or 100-Base-T
PowerTrace Module
EPROM/FLASH Simulator Module
 
TOP

Debugger and Trace on PC with USB Interface


 
USB2
PowerTrace Module
with USB Interface
 
TOP

Debugger and Trace on PC with USB Interface


 
USB2
PowerTrace Module
with USB Interface
Mixed Operation JTAG/Trace
 
TOP

Debugger, Trace and EPROM/FLASH Simulator on PC with USB Interface


 
USB2
PowerTrace Module
with USB Interface
EPROM/FLASH Simulator Module
 
TOP

PowerTrace and Timing/State Analyzer on PC or Workstation


Hub 10-Base-T or 100-Base-T
PowerTrace Module
Extension Cable
State/Timing Analyzer
 
TOP

PowerTrace and Timing/State Analyzer on PC or Workstation


Hub 10-Base-T or 100-Base-T
PowerTrace Module
Timing Analyzer SOC (ASIC/FPGA)
 
TOP

PowerTrace with MICTOR probes on PC or Workstation


Hub 10-Base-T or 100-Base-T
PowerTrace Module
Mictor Probes
 






Copyright © 2014 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice.
Last generated/modified: 18-Jun-2014