

# Training Hexagon ETM Tracing

Release 09.2023

**MANUAL**

# Training Hexagon ETM Tracing

---

**TRACE32 Online Help**

**TRACE32 Directory**

**TRACE32 Index**

<b>TRACE32 Training .....</b>	
<b>    Training Hexagon ETM .....</b>	
<b>        Training Hexagon ETM Tracing .....</b>	1
<b>            Introduction Hexagon ETM .....</b>	5
Off-chip Trace Port	5
TRACE32 Hardware Configuration	6
Trace Display/Evaluation for All Hardware Threads in Common	8
Trace Display/Evaluation for a Single Hardware Thread	9
Basic Start-Up Sequence	10
Cycle-Accurate Tracing	14
On-chip Trace	17
TRACE32 Hardware Configuration	18
Trace Display/Evaluation for All Hardware Threads in Common	19
Trace Display/Evaluation for a Single Hardware Thread	20
Basic Start-up Sequence	21
Cycle-Accurate Tracing	23
Specifying the Trace Method	24
Trace Method Analyzer	25
Trace Method Onchip	27
FLOW ERROR	29
Description	29
Diagnosis	30
TARGET FIFO OVERFLOW	32
Description	32
Diagnosis	33
<b>            ETM Based Real-Time Breakpoints .....</b>	35
Introduction	35
TRACE32 Hardware Configuration	35
Requirements	36
Hint	36
Breakpoint Usage	37
Complex Program Breakpoints	37
Complex Data Breakpoints	43
Combining Program and Data Breakpoints	49

Saving the Breakpoint Settings as a PRACTICE Script	54
<b>Displaying the Trace Contents .....</b>	<b>55</b>
Fundamentals	55
Display Commands	57
Correlating Different Trace Displays	60
Correlating the Trace Display and the Source Code	61
Default Display Items	62
Additional Display Items	75
ASID and TID	75
Tlme.Zero	76
ETM Packets	77
Formatting the Trace Display	78
Changing the DEFault Display	80
The AutoInit Option	81
Searching in the Trace	82
Belated Trace Analysis	84
ASCII File	85
TRACE32 Instruction Set Simulator	86
Export the Trace Information as ETMv3 Byte Stream	89
<b>Function Run-Times Analysis .....</b>	<b>90</b>
Flat vs. Nesting Analysis	91
Basic Knowledge about the Flat Analysis	91
Basic Knowledge about the Nesting Analysis	92
Summary	93
Flat Analysis	94
Dynamic Program Behavior (no OS and OS)	94
Function Timing Diagram (no OS or OS)	100
Hot-spot Analysis (no OS or OS)	107
Nesting Analysis	113
Fundamentals	113
Analysis Details (no OS)	118
<b>Cycle Statistic .....</b>	<b>128</b>
<b>Filtering via the ETM Configuration Window .....</b>	<b>131</b>
Hardware Thread Filter	132
Software Thread Filter	133
ASID Filter	133
<b>Filtering/Triggering with Break.Set .....</b>	<b>134</b>
TraceEnable Filter	136
Standard Usage	136
Statistical Evaluations	142
TraceON/OFF Filter	144
TraceTrigger	148

<b>Filtering/Triggering via the ETM.Set .....</b>	<b>156</b>
The ETM Registers	157
Actions Based on Sequencer Level	159
Actions Based on Sequencer Level and Condition	163
<b>Benchmark Counters .....</b>	<b>167</b>
Introduction	167
Standard Examples	169
Function Run-time Analysis - Cache Misses/Stalls	180
<b>Summary: Trigger and Filter .....</b>	<b>183</b>
<b>Appendix A .....</b>	<b>184</b>
The Calibration of the Recording Tool	184
Calibration Problems	186

## Introduction Hexagon ETM

The Hexagon ETM can export trace information


- Off-chip via dedicated pins for recording by TRACE32 PowerTrace.
- To the on-chip trace memory called ETB (Embedded Trace Buffer). The ETB has a size of 2 KB and can store 512 entries, each 32-bits wide.

The Hexagon is using the ETMv3 protocol.

## Off-chip Trace Port

The trace information exported by the Hexagon ETM is captured by TRACE32 and recorded into the trace memory of the PowerTrace hardware.

The trace memory within the PowerTrace is maintained by the TRACE32 command group [Analyzer.<sub\\_cmd>](#).




## TRACE32 Hardware Configuration


---

The following TRACE32 hardware is required to record and analyze trace information exported off-chip:

- POWER TRACE / ETHERNET
- DEBUG CABLE
- PREPROCESSOR



- POWER DEBUG II and POWER TRACE II / POWER TRACE III
- DEBUG CABLE
- PREPROCESSOR



The trace memory within the PowerTrace contains  
trace information for all hardware threads

Trace packet from hardware thread 1
Trace packet from hardware thread 1
Trace packet from hardware thread 2
Trace packet from hardware thread 3
Trace packet from hardware thread 5
Trace packet from hardware thread 5
Trace packet from hardware thread 4
Trace packet from hardware thread 2
Trace packet from hardware thread 2
Trace packet from hardware thread 0
Trace packet from hardware thread 0
Trace packet from hardware thread 0

The **Analyzer.List** command displays the trace information for all hardware threads.

Analyzer.List

; Display a trace listing for  
; all hardware threads

## Trace Display/Evaluation for a Single Hardware Thread

---

Alternatively TRACE32 provides the possibility to display/evaluate the trace information for a single hardware thread via the option **/CORE <number>**.

**Analyzer.<sub\_cmd> /CORE 0**  
**Analyzer.<sub\_cmd> /CORE 1 etc.**

```
Analyzer.List /CORE 0 ; Display a trace listing for  
; hardware thread 0
```

# Basic Start-Up Sequence

The aim of the following start-up sequence is:

- To set up the ETM to export a maximum of trace information (full trace port width, maximum trace speed)
- To configure the TRACE32 recording tool for an error-free recording

TRACE32 provides the following commands for enabling the ETM:

```
PER.Set.simple <address> [<format>] <value>
```

```
Data.Set <address> [<format>] <value>
```

**Starting-up the ETM requires the following steps:**

**1. Enable the ETM.**


Enabling the ETM is done by writing to memory-mapped configuration registers. For details, refer to your Hexagon manual.

```
; Write the 32-bit value 0x00000002 in little endian mode to the  
; configuration register at address 0xA9000208  
PER.Set.simple 0xA9000208 %LE %Long 0x2  
  
; Write the 32-bit value 0x00000001 in little endian mode to the  
; address 0xA8100000  
Data.Set 0xA8100000 %LE %Long 0x1
```

**2. Enable the trace port pins for your target hardware.**

Enabling the trace port pins for the ETM is done by likewise writing to memory-mapped configuration registers. Refer to your Hexagon manual for details.

**3. Select Analyzer as TRACE32 trace method.**




```
Trace.METHOD Analyzer
```

```
; Default if a TRACE32 pre-  
; processor hardware is  
; connected (see page 5)
```


This setting informs TRACE32 that you want to use off-chip tracing.

#### 4. Define the ETM port size for the off-chip tracing.



By defining the ETM port size you inform TRACE32 how many TRACEDATA pins are used on your target hardware to export the trace packets. Please refer to your target hardware's schematics to get the number of TRACEDATA pins.


#### 5. Define the ETM port mode for the off-chip tracing.



By defining the ETM port mode you inform TRACE32 about the TRACECLK (trace clock). Please refer to your target hardware description for the trace clock information.

For the Hexagon ETM the trace clock is always a divided core clock.

## 6. Calibrate the TRACE32 recording hardware.



Push the **AutoFocus** button to set up the recording tool.

If the calibration is performed successfully, the following message will be displayed:



(f=148.MHz) displays the <trace\_port\_frequency>.

The <core\_clock> can be calculated out of the <trace\_port\_frequency> as follows:


$$\text{<core_clock>} = 2 * \text{<trace_port_frequency>} * (1 / \text{<port_mode>})$$

e.g.  $\text{<core_clock>} = 2 * 148\text{MHz} * (1 / 1/2) = 148\text{MHz} * 4 = 592\text{MHz}$

For details on the calibration of the TRACE32 recording tool, refer to "[Appendix A](#)".

## Example for a start-up script:

```
; ... ; Setup for the Hexagon debugger  
PER.Set.simple ... ; Enable the ETM and the trace port  
Trace.METHOD Analyzer ; Select "Analyzer" as trace method  
Analyzer.RESet ; Reset the "Analyzer"  
ETM.RESet ; Reset ETM  
ETM.CLEAR ; Reset ETM registers  
ETM.PortSize 16. ; Target system provides 16 pins  
; for TRACEDATA  
ETM.PortMode 1/2 ; Target system is using  
; 1/2 <core_clock> as trace clock  
Analyzer.AutoFocus ; Calibrate the TRACE32 recording  
; tool  
; ...
```



If **ETM.CycleAccurate** is **OFF**, trace recording and time stamping is done as follows:

→  
ETM is exporting  
the **addresses of the  
executed instructions**  
in form of trace packets

trace packets	timestamp



The **TRACE32** recording tool

- collects the trace packets
- stores the trace packets into the trace memory
- **timestamps the trace packets**

```
; ...  
ETM.CycleAccurate OFF  
ETM.FillPort OFF ; Trace packets are organized in  
; bytes  
; As soon as a trace packet is  
; available, it is exported  
; ...
```

The resolution of the timestamp is:

- 10 ns if a POWER TRACE / ETHERNET is used
- 5 ns if a POWER TRACE II / POWER TRACE III is used



If **ETM.CycleAccurate** is **ON** trace recording and time stamping is done as follows:

**ETM is exporting the addresses of the executed instructions and the number of stalls between the instructions in form of trace packets**

trace packets	

The TRACE32 recording tool  
 - collects the trace packets  
 - stores the trace packets

TRACE32 is generating the time information for the trace display out of the exported trace information and the `<core_clock>` provided by the command **Analyzer.CLOCK**.

Cycle accurate tracing provides a more detailed timing and allows a higher density of trace packets in the trace memory, but generates a higher load on the trace port.

```


Analyzer.CLOCK 600.MHz ; Inform TRACE32 about the
                        ; core clock

ETM.CycleAccurate ON

(ETM.FillPort ON) ; Automatically switched to ON if
                  ; cycle accurate tracing is ON

                                ; The ETM collects the trace
                                ; packets and exports them as
                                ; soon as TRACEDATA/8 packets are
                                ; available

```




The trace information exported by the Hexagon ETM is stored in the on-chip trace memory (ETB).

The ETB is maintained by the TRACE32 command group [Onchip.<sub\\_cmd>](#).

# TRACE32 Hardware Configuration

The following TRACE32 hardware is sufficient to analyze the trace information piped into the ETB:

- POWER DEBUG / ETHERNET
- DEBUG CABLE



The ETB contains  
trace information for all hardware threads

Trace packet from hardware thread 1
Trace packet from hardware thread 1
Trace packet from hardware thread 2
Trace packet from hardware thread 3
Trace packet from hardware thread 5
Trace packet from hardware thread 5
Trace packet from hardware thread 4
Trace packet from hardware thread 2
Trace packet from hardware thread 2
Trace packet from hardware thread 0
Trace packet from hardware thread 0
Trace packet from hardware thread 0

The command **Onchip.List** displays the trace information for all hardware threads:

```
Onchip.List ; Display a trace listing for  
; all hardware threads
```

## Trace Display/Evaluation for a Single Hardware Thread

---

Alternatively TRACE32 provides the possibility to display/evaluate the trace information for a single hardware thread via the option **/CORE <number>**.

**Onchip.<sub\_cmd> /CORE 0**  
**Onchip.<sub\_cmd> /CORE 1 etc.**

```
Onchip.List /CORE 0 ; Display a trace listing for  
; hardware thread 0
```

TRACE32 provides the following commands for enabling the ETM:

```
PER.Set.simple <address> [<format>] <value>
Data.Set <address> [<format>] <value>
```

## Starting-up the ETM requires the following steps:


### 1. Enable the ETM.

Enabling the ETM is done by writing to memory-mapped configuration registers. Refer to your Hexagon manual for details.



```
; Write the 32-bit value 0x00000002 in little endian mode to the
; configuration register at address 0xA9000208
PER.Set.simple 0xA9000208 %LE %Long 0x2

; Write the 32-bit value 0x00000001 in little endian mode to the
; address 0xA8100000
Data.Set 0xA8100000 %LE %Long 0x1
```

### 2. As soon as the trace method Onchip is selected, all settings for the ETB are automatically done by TRACE32.



```
Trace.METHOD Onchip ; Default if no TRACE32 pre-
; processor hardware is
; connected (see page 17)
```



automated setup

Example for a start-up script:

```
; ... ; Setup for the Hexagon debugger  
PER.Set.simple ... ; Enable the ETM and the ETB  
Trace.METHOD Onchip ; Select "Onchip" as trace method  
Onchip.RESet ; Reset the Onchip trace  
ETM.RESet ; Reset ETM  
ETM.CLEAR ; Reset ETM registers  
; ...
```

ETM is exporting  
trace packets



trace packet	

Trace information within the ETB is never time-stamped.

**FillPort** is automatically enabled for the ETB.

In order to get timing information, **CycleAccurate** tracing needs to be enabled (not fully supported yet).

```
; ...  
Onchip.CLOCK 600.MHz ; Inform TRACE32 about the core  
; clock  
ETM.CycleAccurate ON  
; ...
```


# Specifying the Trace Method

---

Specifying the trace method has three effect:

1. Selection of the trace repository.
2. Admit the command group **Trace.<sub\_cmd>** as an alias.
3. Program TRACE32 to use the trace information from the specified trace repository as source for various trace evaluation commands.

# Trace Method Analyzer




Trace.METHOD Analyzer

; Trace repository is the trace  
; memory of the TRACE32 PowerTrace


; Trace is used as an alias for  
; Analyzer

Trace.List

; Means Analyzer.List



All commands in the **Trace** menu  
apply to Analyzer




All **Function Runtime** commands  
apply to Analyzer

The following commands analyze trace information stored into the PowerTrace hardware:

CTS.List	; Read the trace information from ; Analyzer and provide a high-level ; language trace display
COVerage.List	; Read the trace information from ; Analyzer and list which code ; ranges were executed.
ISTATistic.List	; Read the trace information from ; Analyzer and provide an detailed ; instruction statistic
MIPS.PROfileChart.sYmbol	; Read the trace information from ; Analyzer and provide a MIPS ; analysis for all executed ; functions
BMC.List	; Read the trace information from ; Analyzer, display the instruction ; flow including the benchmark ; counters

# Trace Method Onchip





Trace.METHOD Onchip

; Trace repository is the ETB

; Trace is used as an alias for  
; Onchip

Trace.List

; Means Onchip.List



All commands in the **Trace** menu apply to Onchip.

All **Function Runtime** commands apply to Onchip.

The following commands analyze trace information stored into the ETB:


CTS.List	; Read the trace information from ; Onchip and provide a high-level ; language trace display
COVerage.List	; Read the trace information from ; Onchip and list which code ; ranges were executed.
ISTATistic.List	; Read the trace information from ; Onchip and provide an detailed ; instruction statistic
MIPS.PROfileChart.sYmbol	; Read the trace information from ; Onchip and provide a MIPS ; analysis for all executed ; functions
BMC.List	; Read the trace information from ; Onchip, display the instruction ; flow including the benchmark ; counters

# FLOW ERROR


## Description

In order to provide an intuitive trace display the following sources of information are merged:

- The trace packets stored in the trace memory of the PowerTrace or the ETB. The trace packets provide only the addresses of the executed instruction packets (instruction flow).
- The program code from the target memory read via JTAG.
- The symbol and debug information already loaded to TRACE32.



If the program code does not match the captured instruction flow, FLOW ERROR is displayed:



Such an error can have the following reasons:

- The program code in the target memory has changed (e.g. by a faulty pointer)
- The off-chip trace recording is not working correctly (e.g. a single trace pin is permanently 0)

**FLOW ERROR indicates that the trace information is not reasonable. Please solve problems first and then continue to analyze/evaluate your trace information.**

## Diagnosis


In order to provide the user information quickly, TRACE32 uploads only a specific number of trace records (currently 50 000). Thus FLOW ERRORS are not always detected immediately.

For a FLOW ERROR detection for off-chip tracing proceed as follows:


```
Analyzer.FLOWPROCESS ; Upload the complete trace
                      ; contents from the PowerTrace
                      ; to the host and merge it
                      ; with the
                      ; program code/debug
                      ; information
PRINT %Decimal Analyzer.FLOW.ERRORS() ; Print the number of FLOW
                                         ; ERRORS as a decimal number
```

To inspect single FLOW ERRORS proceed as follows:

Push the **Find...** button



Type FLOWERROR into the Expert window and push the appropriate Find button



# TARGET FIFO OVERFLOW

## Description

If more trace packets are generated than the ETM can export, the FIFO buffer within the ETM can overflow and some trace packets can be lost. If this is the case TARGET FIFO OVERFLOW, PROGRAM FLOW LOST is displayed:

record	run	address	cycle	data	symbol	ti.back
-0140326244	3	P:0180D274	ptrace	40	..BLASTK_puts_debug_buffer+0x14	0.020us
-0140326227	3	R0=memub(R27+#0x0); R2=memw(GP+#0x80);	P:0180D27C	ptrace	..BLASTK_puts_debug_buffer+0x1C	0.010us
	3	P0=cmp.eq(R0,#0x0); R5=R27; R4=R27; R6=memw(GP+#0x410);				
	3	if(P0) jump 0x180D2E8;				
	3	R3=R27; nop; nop; nop;				
		TARGET FIFO OVERFLOW, PROGRAM FLOW LOST				
		TARGET FIFO OVERFLOW, PROGRAM FLOW LOST				
		TARGET FIFO OVERFLOW, PROGRAM FLOW LOST				
		TARGET FIFO OVERFLOW, PROGRAM FLOW LOST				
		TARGET FIFO OVERFLOW, PROGRAM FLOW LOST				
		TARGET FIFO OVERFLOW, PROGRAM FLOW LOST				
-0140326160	3	P:0180B2B0	ptrace	..mg\Global\BLASTK_handle_trap0	0.850us	
	3	R9=SSR;				
	3	R8=ELR;				
	3	R10=SGP;				
	3	P0=bitsclr(R9,#0x3F); if(P0.new) jump:nt 0x180B470; R7=memw(R10+#0x0); R11=memw(GP+#0x120);				
-0140326158	3	P:0180B470	ptrace	..timg\Global\BLASTK_trap_angl	0.050us	

TARGET FIFO OVERFLOWS indicate that trace packets are lost. TARGET FIFO OVERFLOWS are likely to happen if cycle accurate tracing is used.

**All commands that analyze the function nesting are sensitive with regards to TARGET FIFO OVERFLOWS!**


In order to provide the user information quickly, TRACE32 uploads only a specific number of trace records (currently 50 000). Thus TARGET FIFO OVERFLOWS are not always detected immediately.

For a TARGET FIFO OVERFLOW detection for off-chip tracing proceed as follows:


```
Analyzer.FLOWPROCESS ; Upload the complete trace  
                      ; contents from the PowerTrace  
                      ; to  
                      ; the host and merge it with  
                      ; the program code/debug  
                      ; information  
  
PRINT %Decimal Analyzer.FLOW.FIFOFULL() ; Print the number of TARGET  
                                         ; FIFO  
                                         ; OVERFLOWS as a decimal  
                                         ; number
```

To inspect single TARGET FIFO OVERFLOWS proceed as follows:

Push the **Find...** button



Type **FIFOFULL** into the Expert window and push the appropriate Find button




# ETM Based Real-Time Breakpoints

## Introduction

## TRACE32 Hardware Configuration

The following TRACE32 hardware is sufficient to use ETM based real-time breakpoints:

- POWER DEBUG / ETHERNET
- DEBUG CABLE



## Requirements

---

In order to use ETM based real-time breakpoints, the ETM has to be enabled. For details refer to:

- “**Basic Start-Up Sequence**” (training\_hexagon\_etm.pdf) on [page 10](#) or
- “**Basic Start-up Sequence**” (training\_hexagon\_etm.pdf) on [page 21](#).

The examples in this section are given on the assumption, that you are familiar with the breakpoint handling in TRACE32.

If you aren't, please refer to the chapters “**Breakpoints**” and “**Breakpoint Handling**” in “**Training Basic Debugging**” (training\_debugger.pdf).

## Hint

---

**ETM based real-time breakpoints can be set while the program execution is running.**

## Complex Program Breakpoints

**Complex breakpoint:** Stop the program execution after n hits of a program breakpoint.


To illustrate the handling of complex program breakpoints, the following examples are provided:

- [Example 1](#): Stop the program execution at the nth call of a particular function.
- [Example 2](#): Stop the program execution at the nth call of a particular function in a particular hardware thread.

### Example 1


Stop the program execution at the 20th call of the function *BLASTK\_mutex\_lock* (etm\_break1.cmm).

1. Choose **Break** menu > **Set**.




Push the **advanced** button for the specification of a complex breakpoint

## 2. Specify the breakpoint.




- Specify the program address in the **address / expression** field.
- Specify the **implementation** Onchip.
- Specify the **COUNTer** value.

## 3. Display a breakpoint listing.




## 4. Start the program execution.

5. ETM-based breakpoints are not cycle-exact, some logic needs to be passed in order to stop the program execution. As a result the program execution stops shortly after the specified event.



6. Delete the breakpoint when you are done with your test.



```

; Display a source listing
List

; Display a break listing
Break.List

; Set breakpoint, select symbol via symbol browser
; Break.Set * /Program /Onchip /COUNT 20.

; Set the breakpoint
Break.Set BLASTK_mutex_lock /Program /Onchip /COUNT 20.

; Start the program execution
Go


; ...
Break.Delete BLASTK_mutex_lock

```

## Example 2


Stop the program execution at the 10th call of the function *BLASTK\_writec* in hardware thread 0x0 (etm\_break2.cmm).

### 1. Specify the breakpoint.




- Specify the program address in the **address / expression** field.
- Specify the **implementation** Onchip
- Specify the **COUNTer** value.


### 2. Specify the hardware thread in the **ETM.state** window.



### 3. Start the program execution.



### 4. Delete the breakpoint and remove the hardware thread selection when you are done with your test.



```
; Set the breakpoint
Break.Set BLASTK_writec /Program /Onchip /COUNT 10.

; Display the ETM settings
ETM.state

; Specify hardware thread 0x0 for the breakpoint and the trace
; exporting
ETM.TraceTNUM 0x0

Go

; ...

; Delete breakpoint
Break.Delete BLASTK_writec

; Remove hardware thread setting
ETM.TraceTNUM
```

## Summary

---

Use the following command to stop the program execution after the specified instruction was executed a specified number of times. You can specify up to 4 to single instruction addresses and up to 4 instruction address ranges.

**Break.Set <address> | <range> /Program /Onchip /COUNT <number>**

**Complex data breakpoint:** Stop the program execution after the specified address was read/written, specification of data value possible.


To illustrate the handling of complex data breakpoints, the following examples are provided:

- [Example 1](#): Stop the program execution after a write access to a specific integer variable.
- [Example 2](#): Stop the program execution after a specific value was written to a specific integer variable.
- [Example 3](#): Stop the program execution after a specific data value was written to a specified address n-times.

## Example 1 - Complex Data Breakpoints


Stop the program execution after a write access to the integer variable *BLASTK\_wait\_mask* (etm\_break3.cmm).

### 1. Specify the breakpoint.



- Specify the variable in the **address / expression** field and enable the **HLL** check box.
- Specify **Write** as breakpoint type.

### 2. Start the program execution.



**NOTE:**

The instruction that performed the write access and so caused the program stop, cannot be detected automatically since

- ETM-based breakpoints are not cycle-exact
- register indirect addressing is used

```

Var.View %Hex %Decimal BLASTK_wait_mask      ; Display contents of variable
                                                ; BLASTK_wait_mask

Var.Break.Set BLASTK_wait_mask /Write         ; Set the breakpoint


Go                                         ; Start the program execution

```

## Example 2 - Complex Data Breakpoints


Stop the program execution after the value 0x24 was written to the integer variable *BLASTK\_wait\_mask* (etm\_break4.cmm).

### 1. Specify the breakpoint.



- Specify the variable in the **address / expression** field and enable the **HLL** check box.
- Specify **Write** as breakpoint type.
- Specify the **DATA** value.

### 2. Start the program execution.



```
Var.Break.Set BLASTK_wait_mask /Write /DATA.auto 0x24
```

Go

; Set memory access breakpoint, data value possible  
; (up to 4 accesses to single addresses, up to 2 accesses to address ranges)

**Break.Set** <address> | <range> /ReadWrite | /Read | /Write

**Var.Break.Set** <hll\_expression> /ReadWrite | /Read | /Write

**Break.Set** <address> | <range> /<access> /DATA.auto <data> | /DATA.Byte <data>

**Break.Set** <address> | <range> /<access> /DATA.Word <data> | /DATA.Long <data>


**Var.Break.Set** <hll\_expression> /<access> /DATA.auto <data>

### Example 3 - Complex data breakpoint

**Complex data breakpoint:** Stop the program execution after a specific data value was read/written from/to a specified address n-times.

Stop the program execution after the value 0x36 was written 3. times to the integer variable *BLASTK\_wait\_mask* (etm\_break5.cmm).

#### 1. Specify the breakpoint.



- Specify the variable in the **address / expression** field and enable the **HLL** check box.
- Specify **Write** as breakpoint type.
- Specify **DATA** value.
- Specify the **COUNTer** value.

#### 2. Start the program execution.

TRACE32 PowerView for Hexagon 2 [Power Trace Ethernet @]

File Edit View Var Break Run CPU Misc Trace Probe Perf Cov Window Help

LT LP

B::d.list

addr / line	code	label	mnemonic	comment
P:0180C2B0	6419C000		swi(R25);	
P:0180C2B4	7800400059FF7F..		R0=#0x0; jump 0x180C23C; R1=R0; memw(GP+#0x8B0)=R21;	
P:0180C2C4	C6954115A100C1..		R21=setbit(R21,R1); memb(R0+#0x15)=R1;	
P:0180C2CC	7800400059FF7F..		R0=#0x0; jump 0x180C23C; R1=R0; memw(GP+#0x8B0)=R21;	
P:0180C2DC	E697D857		R23=clrbit(R23,R24);	
P:0180C2E0	6717C003		IMASK=R23;	
P:0180C2E4	7800400059FF7F..		R0=#0x0; jump 0x180C23C; R1=R0; memb(R0+#0x15)=R1;	
P:0180C2F4	7F0040007F0040..		nop; nop; nop;	
P:0180C300	6900492278DE7F..	BLASTK_...	loop0(0x180C390,#0x6); R26=-#0x1; R21=memub(R1+#0x14);	
P:0180C310	F25549005C2048..		P0=cmp.gt(R21,R9); if(!P0.new) jump:nt 0x180C410; R7=m	
P:0180C320	C4154545879543..		R5=addasl(R5,R21,#0x2); R4=tableidxw(R21,#0x3,#0x3):ra	
P:0180C330	8C154506761543..		R6=asr(R21,#0x5); R3=and(R21,#0x1F); R11=memw(R5+#0x0)	
P:0180C340	C684A30AC68746..		R10=setbit(R10,R3); R7=setbit(R7,R6); R23:22=memd(GP+#	
P:0180C350	75174002F3E249..		P2=cmp.eq(R23,#0x0); R25=combine(R9..L,R2..L); R13=memw(	
P:0180C360	C4024D50B00242..		R16=addasl(R13,R2,#0x2); R19=add(R2,#0x13); R18=-#0x1;	
P:0180C370	C71642005C2042..		P0=tstb(R22,R2); if(!P2) jump 0x180C3F0; R27=memw(GP	
P:0180C380	70794000E5C2040..		R14=R25; if(!P0) jump 0x180C3DC; R15=memw(R13++#0x4);	
P:0180C390	F24E8F01742F60..		P1=cmp.gt(R14,R15); if(P1.new) R14=add(R15,#0x0); R17=-#	
P:0180C3A0	5C20590EC69253..		if(!P1.new) jump:nt 0x180C3BC; R18=clrbit(R18,R19); R28	
P:0180C3B0	F500410059FF7F..		R1:0=combine(R0,R1); jump 0x180C1D8; memb(R1+#0x15)=R2	
P:0180C3B8	C65B5C98C6915C..		R27=asl(R27,R28); R17=setbit(R17,R28); memb(R1+#0x15)=	
P:0180C3CC	6712C003		IMASK=R18;	
P:0180C3D0	6418C000		swi(R27);	
			R1:0=combine(R0,R1); jump 0x180C1D8; memw(GP+#0x8B0)=R	

B::Break.List

address	types	impl	count	data	Set...
C:01B808B4--01B808B7	write	ONCHIP	0./3.	BYTE 0x36	BLASTK_wait_mask

B::

emulate trigger devices trace Data Var List other previous

P:0180C2DC \\bootimg\\Global\\BL\\1476444416. 3 stopped by r/w break MDX UP

```
Var.View %Hex %Decimal BLASTK_wait_mask
Var.Break.Set BLASTK_wait_mask /Write /DATA.auto 0x36 /COUNT 3.
Go
```

## Summary

; Set memory access breakpoint, data value possible, one counter  
(up to 1)

**Break.Set <address> | <range> /<access> <data\_def> /COUNT <number>**  
**Var.Break.Set <hll\_expression> /<access> <data\_def> /COUNT <number>**

# Combining Program and Data Breakpoints

**Complex breakpoint:** Stop the program execution after the specified instruction has read/written the specified data value from/to the specified address (negation of the instruction address possible).


To illustrate the combination of program and data breakpoints, the following examples are provided:

- **Example 1:** Stop the program execution after an instruction from a <function> has written a <value> to an <integer variable>.
- **Example 2:** Stop the program execution if any <function>, but not <function X>, writes to the <variable Y>.

## Example 1

Stop the program execution after an instruction from the function *BLASTK\_schedule\_new\_fromsleep* has written the value 0x34 to the integer variable *BLASTK\_wait\_mask* (etm\_break6.cmm).

### 1. Specify the breakpoint.




- Specify the function's address range in the **address / expression** field.
- Specify **DATA** value.
- Select **MemoryWrite**.
- Specify the variable in the **memory / register / var** field.

### 2. List the breakpoint settings.

address	types	impl	data	
C:0180C240--0180C2F4	MemoryWrite	ONCHIP	BYTE 0x34	C:0x180C240--0x180C2F4   \bootimg\Global\BLASTK_wait_mask

3. Start the program execution.




```
Break.Set 0x180C240--0x180C2F4 /VarWrite BLASTK_wait_mask;
/DATA.auto 0x34
```

Go

## Example 2


Stop the program execution if any function, but not *BLASTK\_schedule\_new\_fromsleep*, writes to the variable *BLASTK\_wait\_mask* (etm\_break7.cmm).

### 1. Specify the breakpoint.



- Specify the function's address range in the **address / expression** field.
- Select **Exclude** to negate the function's address range.
- Select **MemoryWrite**.
- Specify the variable name in the **memory / register / var** field.

### 2. Start the program execution.



```
Break.Set BLASTK_schedule_new_fromsleep++0xB4
          /VarWrite BLASTK_wait_mask /EXclude
```

Go

; Set combined instruction/data access breakpoint, data value possible, negation possible  
(up to 1)


**Break.Set** <*i\_address*> | <*i\_range*> /**MemoryReadWrite** <*d\_address*> | <*d\_range*> <*data\_def*> [/**EXclude**]  
**Break.Set** <*i\_address*> | <*i\_range*> /**MemoryRead** <*d\_address*> | <*d\_range*> <*data\_def*> [/**EXclude**]  
**Break.Set** <*i\_address*> | <*i\_range*> /**MemoryWrite** <*d\_address*> | <*d\_range*> <*data\_def*> [/**EXclude**]

**Var.Break.Set** <*function*> /**VarReadWrite** <*variable*> **DATA.auto** <*value*> [/**EXclude**]  
**Var.Break.Set** <*function*> /**VarRead** <*variable*> **DATA.auto** <*value*> [/**EXclude**]  
**Var.Break.Set** <*function*> /**VarWrite** <*variable*> **DATA.auto** <*value*> [/**EXclude**]

# Saving the Breakpoint Settings as a PRACTICE Script


You can save breakpoint settings via the TRACE32 PowerView GUI or via the TRACE32 command line. To save them via the GUI, take the following steps:

1. Choose Break menu > List to open a breakpoint listing.




2. Click the **Store** button to generate a PRACTICE script for all set breakpoints.

3. Specify the name for the PRACTICE script, and then click Save.



4. To display the contents of the PRACTICE script, choose File menu > Edit Script.



The following commands are available to save breakpoint settings via the TRACE32 command line:

**STOre <file> Break**

Save breakpoint settings to file.

**ClipSTOre Break**


Save breakpoint settings to clipboard.

# Displaying the Trace Contents

## Fundamentals


In order to provide an intuitive trace display the following sources of information are merged:

- The **trace packets** stored in the trace memory of the PowerTrace/ETB. The trace packets provide only the addresses of the executed instruction packets (instruction flow).
- The **program code** from the target memory read via JTAG.
- The **symbol and debug information** already loaded to TRACE32 from a file.




The following functional units have an effect on the trace recording:


### Benchmark counters




### Filter via the ETM.Set command




### Filter breakpoints



### ETM configuration




### Trace/Analyzer configuration in TRACE32



### Trigger breakpoints



### Trigger via the ETM.Set command



**ETM trace packet generation**

[0..n-1]


**Trace memory  
of PowerTrace/ETB**

# Display Commands

---

The following commands are available to display a trace listing:

<b>Trace.List</b>	Display a trace listing by merging the trace information of all hardware threads
<b>Trace.List /CORE 0</b>	Display the trace listing based on the trace information generated for hardware thread 0
<b>Trace.List /CORE 1</b>	Display the trace listing based on the trace information generated for hardware thread 1
<b>Trace.List /CORE 2</b>	Display the trace listing based on the trace information generated for hardware thread 2
<b>Trace.List /CORE 3</b>	Display the trace listing based on the trace information generated for hardware thread 3
<b>Trace.List /CORE 4</b>	Display the trace listing based on the trace information generated for hardware thread 4
<b>Trace.List /CORE 5</b>	Display the trace listing based on the trace information generated for hardware thread 5



B::Trace.List						
record	run	address	cycle	data	symbol	ti.back
-0000000179	3	if(!P0) jump 0x180A510; ; if(!P0) jump BLASTK_mutex_lock;				
	40	jumpr LR;				
	3	P:0180D274 ptrace			..\BLASTK_puts_debug_buffer+0x14	0.035us
	3	R0=memub(R27+#0x0); R2=memw(GP+#0x80);				
	3	P:0180D27C ptrace			..\BLASTK_puts_debug_buffer+0x1C	0.035us
	3	P0=cmp.eq(R0,#0x0); R5=R27; R4=R27; R6=memw(GP+#0x410);				
	3	if(P0) jump 0x180D2E8;				
	3	R3=R27; nop; nop; nop;				
	0	P:0180C180 ptrace			..\Global\BLASTK_futex_wait+0x40	
	0	P0=cmp.eq(R8,#0x0); if(P0.new) jump:t 0x180C1A0; if(!P0.new)R9=add(R8,#0x0);				
	0	R7=memub(R3+#0x15); memw(R9+#0x0)=R3;				
	0	R1:0=combine(R7,R3); jump 0x180C4B0; memw(R3+#0x0)=R8; ; R1:0=combine(R7,R3);				
	0	loop(0x180C55C,#0x6); R26=-0x1; R11=memw(GP+#0x8A8); R9:8=memd(GP+#0x8A0);				
	0	R2=ct0(R11); if(P0.new) jump:nt 0x180C650; P0=cmp.eq(R11,#0x0); R13=memw(GP+#0x8B0); R16=addas1(R13,R1,#0x2); R18=combine(R26.H,R1.L); R23:22=memd(GP+#0x8B0); mem				
	0	rte;				

B::Trace.List /CORE 3						
record	run	address	cycle	data	symbol	ti.back
-0000000259		R4=c1rbit(R4,#0x11); R4=c1rbit(R4,#0x12); SSR=R4; trap0:#0x0;				
		P:0180B020 ptrace			..obal\BLASTK_event_vectors+0x20	<0.005us
-0000000245		trap				
		jump 0x180B2B0; P:0180B2B0 ptrace			; jump BLASTK_handle_trap0; ..img\Global\BLASTK_handle_trap0	0.105us

Trace.List

Trace.List /CORE 3

## Please Note

TRACE32 flushes all trace information stuck in the ETM fifos when the recording to the trace repository is stopped because the program execution stopped. These delayed exported trace packets can be identified by no **Tlme.Back** value or by a large **Tlme.Back** value.

Flushed trace packets

On the one hand, flushing the ETM fifos is necessary to get the correct state of a hardware thread. In most cases wait instructions are stuck.


On the other hand, run-time measurements can be falsified due to incorrect (too large) timestamps. Please refer to “[Did you know?](#)” to learn how to exclude flushed trace packets from the run-time measurement.

# Correlating Different Trace Displays

The **/Track** option allows to establish a timing relation between different trace displays. The cursors of all **Trace.List** windows with the option **/Track** track the cursor movement within the active window.

## Example:

```
Trace.List  
Trace.List /CORE 0 /Track  
Trace.List /CORE 3 /Track
```



If a trace record in the **Trace.List** window is selected, the cursors in the **Trace.List /CORE 0** and **Trace.List /CORE 3** windows mark the record that was executed by their hardware thread nearly at the same time.

# Correlating the Trace Display and the Source Code

The **/Track** option also allows to establish a logical relation between a trace listing and a source code listing. If a trace record is selected in the **Trace.List** window, the corresponding source code line is automatically highlighted with a blue cursor.

## Example:

The screenshot illustrates the correlation between the **Trace.List** window and the **Trace.List** table in TRACE32 PowerView.

**Top Window (Trace.List):**

```
Trace.List
List /Track
```

**Bottom Window (TRACE32 PowerView):**

The **Trace.List** table displays a list of trace records. A red arrow points to the row at EP:0180E0C4, labeled "A7/DEFAFF", which corresponds to the highlighted source code line in the main pane.

addr/line	code	label	mnemonic	comment
674	EP:0180E098	...	call 0x180E670; R0=memw(GP+#0x500); memw(SP+#0x0)=R	
161	5BFF5BAE4980C6..		call 0x1809800; R0=memw(GP+#0xD0);; call blast_rmut	
EP:0180E0AC	97DE7FFA979EFF..		R27:26=memd(FP+#-0x8); R25=memw(FP+#-0x0C);	
EP:0180E084	901EC01E		deallocframe;	
EP:0180E088	529FC000		jmpur LR;	
EP:0180E0BC	7F00C000		nop;	
679	EP:0180E0C0	...		
A09DC01A	main:		allocframe(#0x0D0);	
EP:0180E0C4	A7/DEFAFF		memd(FP+#-0x8)=R27:26;	
680	5A006784A7DEF8..		qube_init();	
679	5A006784A79EF0..		call 0x1812FD0; memd(FP+#-0x10)=R25:24;; call qube_	
681	...		... timer_init();	
EP:0180E0D0	5A006888A79EF0..		call 0x18137E0; memw(FP+#-0x20)=SP;; call qtimer_in	
686	4980CBE1		...	
687	EP:0180E0D8		R1=memw(GP+#0x17C);	
694	...		qthread_t threads[MAX_MUTEX_THREADS];	
EP:0180E0DC	E00144828C0142..		R2=+mpyi(R1,#0x24); R1=as1(R1,#0x2); R0=memw(GP+#0x	

**Bottom Window (Trace.List):**

The **Trace.List** table shows a list of trace records. A red arrow points to the row at EP:0180E0C4, labeled "A7/DEFAFF", which is highlighted in blue, indicating it is the selected record.

record	run	address	cycle	data	symbol	ti.back
+000						
+0000000066	3	deallocframe;	P:0180986C	ptrace	..otimg\Global\blast_writec+0x0C	0.885us
+0000000068	3	jmpur LR;	P:01809548	ptrace	..otimg\sys_write\sys_write+0x58	<0.005us
+0000000083	44		P0=cmp_gt(R24,R26); if(P0.new)	jump:t 0x1809530;	\booting\main\main	
	679	..	P:0180E0C0	ptrace		
	680	0	allocframe(#0x0D0);	memd(FP+#-0x8)=R27:26;		
	681	0	qube_init();	call 0x1812FD0; memd(FP+#-0x10)=R25:24;; call qube_init; memd(FP+#-16)=R2		

For a description of the highlighted columns, see "[Default Display Items](#)".

# Default Display Items

---

Columns	Description
<b>record</b>	Record number (For details, click <a href="#">here</a> .)
<b>run</b>	Run-time information (For details, click <a href="#">here</a> .)
<b>address</b>	Logical address of the executed instruction packet.
<b>cycle</b>	Cycle type. The only available cycles type is <b>ptrace</b> . <b>ptrace</b> stands for program trace information.
<b>data</b>	(No data access information is exported by the Hexagon ETM)
<b>symbol</b>	Symbolic address of the executed instruction packet
<b>ti.back (TIme.Back)</b>	Distance of time between a trace record and its preceding trace record (For details, click <a href="#">here</a> .)

## record

---

Trace records are numbered consecutively in the trace display. The numbering scheme depends on the selected trace mode. The following trace modes are available:

- **Fifo Mode**
- **Stack Mode**
- **Leash Mode**
- **STREAM Mode**


```

Trace.Mode Fifo ; Default mode

; When the trace repository is full
; the newest trace information
; overwrites the oldest

; The trace repository contains
; all information exported
; until the program execution
; stopped

```



The screenshot shows the 'B::Trace.List' window displaying a list of trace records. The columns are labeled: record, run, address, cycle, data, symbol1, and ti.back. The data is as follows:


record	run	address	cycle	data	symbol1	ti.back
-00000000111	30		3	R1=lsr(R26,R27); R0=SP; R27=add(R27,#-0x4); memb(SP+#0x1)=R25;		
-00000000090			3	R1=and(R1,#0x0F);		
			3	R1=add(R1,R24);		
			4	P:0180C030 ptrace ..Global\BLASTK_wait_forever+0x4		
			4	jump 0x180C02C; ; jump BLASTK_wait_forever;		
			4	wait(R1);		
			5	P:0180C030 ptrace ..Global\BLASTK_wait_forever+0x4		
			5	jump 0x180C02C; ; jump BLASTK_wait_forever;		
			5	wait(R1);		

In **Fifo** mode negative record numbers are used.  
The last record gets the smallest negative number.

## Trace.Mode Stack

; When the trace repository is full  
; the trace recording is stopped


; The trace repository contains  
; all information exported  
; directly after the start of  
; the program execution



As soon as the trace repository is full, the trace capturing is stopped (OFF state)


**running** in the Debug State Field indicates that the program execution is running

**OFF** in the Trace State Field indicates that the trace capturing is stopped



Trace information can not be displayed while the program is running, since TRACE32 has **NOACCESS** to the program code in the target system memory

In order to display the trace information, you can either **stop the program execution**, or you can set up TRACE32 for displaying the trace information while the program execution is running. This is done by copying the program code to the TRACE32 Virtual Memory (VM:).



```
; Copy the program code from the target system memory into the TRACE32
; Virtual Memory (VM:) in order to get access to the program code
; while the program execution is running
Data.COPY 0x1800000--0x182afff VM:
```

Alternatively:


```
; Load the program code into the TRACE32 Virtual Memory (VM:)
Data.LOAD.Elf blast/bootimg.pbn /VM /NOREG /NOMAP
```

Loading the program code into the virtual memory is also recommended if the JTAG interface is very slow or if there is no access to the target system memory due to any reasons.

**NOTE:**

Please make sure that the TRACE32 Virtual Memory always provides an up-to-date version of the program code.  
Out-of-date program versions will cause FLOW ERRORS (see “**FLOW ERROR**” (training\_hexagon\_etm.pdf) on [page 29](#).

Back to **Stack** mode now: Since the trace recording starts with the program execution and stops when the trace repository is full, positive record numbers are used in **Stack** mode. The first record in the trace gets the smallest positive number.




The screenshot shows the B::Trace.List window with the following details:

- Toolbar:** Includes buttons for Setup..., Goto..., Find..., Chart, Profile, MIPS, More, and Less.
- Filter:** Set to "ti.back".
- Record Headers:** Columns include record, run, address, cycle, data, and symbol.
- Record Data:** The first record is highlighted with a yellow background and shows:
  - Address: +0000000049
  - Run: 32
  - Cycle: 35
  - Data: P:0180CF28 ptrace \\bootimg\\errormsg\\printhexint+0x48
  - Symbol: R1=memb(R1+#0x0);
  - Call: call 0x180D260; memb(SP+#0)=R1; ; call BLASTK\_puts\_debug\_bufFer; memb(SP+#0)=R1;
  - Alloc: allocframe(#0x8);
- Bottom:** Shows line numbers 33 and 35, and a scroll bar.

Trace.Mode Leash

; When the trace repository is nearly full the program execution is stopped  
; Same record numbering as for Stack mode



## **STREAM Mode (PowerTrace only)**

---

```
Trace.Mode STREAM ; STREAM the recorded trace  
; information to a file on the host  
; computer  
  
; STREAM mode uses the same record  
; numbering scheme as Stack mode
```

The trace information is immediately streamed to a file on the host computer after it was placed into the trace memory of TRACE32 PowerTrace. This procedure extends the size of the trace memory up to 1 T Frames.

Streaming mode requires 64-bit host computer and a 64-bit TRACE32 executable to handle the large trace record numbers.


By default the streaming file is placed into the TRACE32 temporary directory ([OS.PresentTemporaryDirectory\(\)](#)).

The command **Trace.STREAMFILE <file>** allows to specify a different name and location for the streaming file.


```
Trace.STREAMFILE d:\temp\mystream.t32 ; Specify the location for  
; your streaming file
```

Please be aware that the streaming file is deleted as soon as you de-select the STREAM mode or when you exit TRACE32.


STREAM mode can only be used if the average data rate at the trace port does not exceed the maximum transmission rate of the host interface in use. Peak loads at the trace port are intercepted by the trace memory of the PowerTrace, which can be considered to be operating as a large FIFO.



- **used** indicates how much trace information is buffered by the trace memory (used FIFO)



STREAM mode can generate very large record numbers




If no trace information was exported by a hardware thread within 50.000 records, the record column shows 2222.


## Graphic elements provide a quick overview on the program flow

sequential instruction execution

branch taken



```
; Display trace information for hardware thread 3
; (List.ADDRESS) display address information for all instruction packets
Trace.List List.ADDRESS DEFault /CORE 3
```



Interrupts/Traps are indicated in the run column.

The screenshot shows the Hexagon Trace List window for CORE3. The assembly code is as follows:

```
record run address cycle data symbol ti.back
+0000006187 SSR=R2; wait(R1); P:0180B04C ptrace \\bootimg\Global\BLASTK_event_vectors+0x4C <0.005us
    → interrupt
+0000006497 jump 0x180B514; ; jump BLASTK_handle_int;
    P:0180B514 ptrace \\bootimg\Global\BLASTK_handle_int 10.320us
    crswap(LR,SGP);
    R1=LR; R0=memw(LR+#0x0); memd(LR+#0x28)=R1:0;
    crswap(LR,SGP);
    FP.H=#0x182; LR.H=#0x182; memd(R0+#0x20)=LR:30;
    R28=P3:0; FP.L=#0x2F00; LR.L=#0x1180; memd(R0+#0x28)=SP:28;
    P0=cmp.eq(R0,FP); R23.H=#0x182; R22=add(R0,#0x40); memd(R0+#0x38)=R23:22;
    if(P0) jump 0x180B6FC; R23.L=#0x3100; dczeroa(R22); ; if(P0) jump BLASTK_interrupted_
```

A red arrow points to the first instruction of the interrupt block at address +0000006187.

The screenshot shows the Hexagon Trace List window for CORE3. The assembly code is as follows:

```
record run address cycle data symbol ti.back
+0000007227 trap0(#0x4); P:0180B020 ptrace \\bootimg\Global\BLASTK_event_vectors+0x20 <0.005us
    → trap
+0000007241 jump 0x180B2B0; ; jump BLASTK_handle_trap0;
    P:0180B2B0 ptrace \\bootimg\Global\BLASTK_handle_trap0 0.070us
    R9=SSR;
    R8=ELR;
    R10=SGP;
    P0=bitsclr(R9,#0x3F); if(P0.new) jump:nt 0x180B470; R7=memw(R10+#0x0); R11=memw(GP+#0
    R12=GP; P1=tstbit(R9,#0x12); R13=memw(GP+#0x380); memd(R7+#0x18)=R9:8;
    P:0180B2DC ptrace \\bootimg\Global\BLASTK_handle_trap0+0x2C 0.075us
    if(!P1) jump 0x180B338; P0=tstbit(R9,#0x10); R14=memw(GP+#0x384); memd(R7+#0x28)=SP:2
    R15=extractu(R9,#0x8,#0x0); R9=insert(R7,#0x3,#0x10); memd(R7+#0xC0)=R27:26;
```

A red arrow points to the first instruction of the trap block at address +0000007227.

Pastel printed source code indicates that a branch was **not taken**.


The screenshot shows the Hexagon Trace List window for CORE3. The assembly code is as follows:

```
record run address cycle data symbol ti.back
+0000007241 P:0180B2B0 ptrace \\bootimg\Global\BLASTK_handle_trap0 0.070us
    R9=SSR;
    R8=ELR;
    R10=SGP;
    P0=bitsclr(R9,#0x3F); if(P0.new) jump:nt 0x180B470; R7=memw(R10+#0x0); R11=memw(GP+#0
    R12=GP; P1=tstbit(R9,#0x12); R13=memw(GP+#0x380); memd(R7+#0x18)=R9:8;
    P:0180B2DC ptrace \\bootimg\Global\BLASTK_handle_trap0+0x2C 0.075us
    if(!P1) jump 0x180B338; P0=tstbit(R9,#0x10); R14=memw(GP+#0x384); memd(R7+#0x28)=SP:2
    R15=extractu(R9,#0x8,#0x0); R9=insert(R7,#0x3,#0x10); memd(R7+#0xC0)=R27:26;
    P:0180B2F8 ptrace \\bootimg\Global\BLASTK_handle_trap0+0x48 0.710us
    GP=R13; R11=addas1(R11,R15,#0x4); if(P0)SP=add(R10,#0x0); memw(R7+#0xBC)=R14;
    SSR=R9;
    FP=R7; callr R11; memd(R7+#0x20)=LR:30;
```

Red highlights are present over the branch instructions at addresses +0000007257 and +0000007276, indicating they were not taken.

Trace.List

; The run column indicates which  
; hardware thread executed the  
; exported instruction packet



	record	run	address	cycle	data	symbol	ti.back
-0109186185	0	0	P:01812C90	ptrace		..thread\qthread_root_setup+0x30	1.560us
	0	0	deallocframe;				
	0	0	jumpr LR;				
	679	0	P:0180E0D0	ptrace		\bootimg\main\main+0x10	0.035us
	681	...	... qtimer_init();				
	681	0	call 0x18137E0; memw(FP+#-0x20)=SP; ; call qtimer_init; memw(FP+#-32)=SP;				
-0109186173	3	3	P:0180B2B0	ptrace		..img\Global\BLASTK_Handle_trap0	4.185us
	3	3	R9=SSR;				
	3	3	R8=ELR;				
	3	3	R10=SGP;				
	3	3	P0=bitsclr(R9,#0x3F); if(P0.new) jump:nt 0x180B470; R7=memw(R10+#0x0); R11				
	3	3	jump 0x180B334;				
	3	3	rte;				
-0109186171	3	3	P:018094E4	ptrace		..g\sys_write\sys_writecreg+0x14	<0.005us

## address/symbol

The address column shows the logical address of the executed instruction packet.  
The symbol column shows the symbolic address of the executed instruction packet.

## Time.Back

B::Trace.List					
	record	run	address	cycle	data
				symbol	
-0061974328	3		R2=memw_locked(R0); P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(!P0.new) jump:nt BLASTK_mutex_lock+0x10		0.035us
-0061974318	3	40	P:0180A520 ptrace \\bootimg\Global\BLASTK_mutex_lock+0x10 if(!P0) jump 0x180A510; ; if(!P0) jump BLASTK_mutex_lock; jumpr LR;		0.035us
-0061974312	3		P:0180D274 ptrace \\bootimg\mem_console\BLASTK_puts_debug_buffer+0x14 R0=memub(R27+#0x0); R2=memw(GP+#0x80);		0.035us
-0061974304	3		P:0180D27C ptrace \\bootimg\mem_console\BLASTK_puts_debug_buffer+0x1C P0=cmp.eq(R0,#0x0); R5=R27; R4=R27; R6=memw(GP+#0x410); if(P0) jump 0x180D2E8; R3=R27; nop; nop; nop; P:0180D2A0 ptrace \\bootimg\mem_console\BLASTK_puts_debug_buffer+0x40		0.105us

B::Trace.List					
	record	run	address	cycle	data
				symbol	
-0163406687	3		GP=R13; R11=addas(R11,R15,#0x4); if(P0)SP=add(R10,#0x0); memw(R7+#0xBC)=R14; SSR=R9; FP=R7; callr R11; memd(R7+#0x20)=LR:30;		0.035us
-0163406681	3	0	P:018102E0 ptrace \\bootimg\Global\BLASTK_ext_traptab+0x1E0 R3=R7; jump 0x180D200; nop; memd(R7+#0xC8)=R25:24; ; R3=R7; jump BLASTK_writec; nop; memd		0.035us
-0163406673	0		R4=memw_locked(R0); R3=UGP; if(!P0.new) jump:nt 0x18095DC; P0=cmp.eq(R4,#0x0); R7:6=memd(R0+#0x8); memw_locked(R0,P0)=R3;		0.035us
-0163406663	0	54	P:018095C8 ptrace \\bootimg\Global\blast_mutex_lock+0x18 if(!P0) jump 0x18095B0; R6=#0x1; ; if(!P0) jump blast_mutex_lock; R6=#1; R0=#0x0; jumpr LR; memw(R0+#0x8)=R6;		0.070us
-0163406657	0		P:01812768 ptrace \\bootimg\qthread\qthread_create+0x28 R0=#0xA8; call 0x180E940; ; R0=#168; call blast_malloc;		0.105us
	3		P:0180D200 ptrace \\bootimg\mem_console\BLASTK_writec		

**Time.Back** indicates the distance of time between a trace record and its preceding trace record on the same core.

No **Time.Back** information is displayed, if the preceding trace record on the same core is too far away.


## Timestamp generation

- (ETM.CycleAccurate OFF):** Trace records are time stamped when they are stored into the PowerTrace's memory. The resolution of the timestamp is 10 ns for PowerTrace and 5 ns for PowerTrace II / PowerTrace III.
- (ETM.CycleAccurate ON):** The time information is calculated from the exported trace information and the core clock provided by the command **Trace.CLOCK <core\_clock>**.

# Additional Display Items


## ASID and TID

If the **ContextID** check box is active in the **ETM.state** window, the ASID and TID are exported by the ETM.




In addition to **Time.Back** there is also a more global time information called **Time.Zero**.


```
Trace.List DEFault Time.Zero ; Add the Time.Zero
; information to
; the default trace display
```




TRACE32 allows to mark a selected record as zero point within the trace. All other trace records are then time referenced to this record.



```
Trace.List TP DEFault /CORE 0 ; Add the trace packet information
; to the default trace display
```




```
; Display trace control and the lowest 8 trace port pins with timestamp
Trace.List %Timing TCTL TP0 TP1 TP2 TP3 TP4 TP5 TP6 TP7 TIme.Back
```




## Formatting the Trace Display

The standard way to format the trace display is to use the **More/Less** buttons.



**Pushing one time the More button**


Pushing one time the **More** button will add the so-called dummy records to the trace display. Dummy records don't provide information with regards to the program execution. They are just empty in most cases.



Trace.List DEFault List.NoDummy.OFF

## Pushing for the first time the Less button

Pushing for the first time the **Less** button will remove the trace packet information (ptrace records) from the trace display.



B::Trace.List

Setup... Goto... Find... Chart Profile MIPS More Less


record run address cycle data symbol ti.back

```
3 | R13:12=memd(FP+#0x30); SP:28=memd(FP+#0x28);
3 | GP=R12; LR:30=memd(FP+#0x20); R9:8=memd(FP+#0x18);
3 | SSR=R9;
3 | ELR=R8;
3 | rte;
3 | deallocateframe;
3 | jumpr LR;
44 | 3 P0=cmp.gt(R24,R26); if(P0.new) jump:t 0x1809530;
| qmutex_unlock( appl_intra_mutex );
}
int main(int argc, char **argv)
{
0 | allocframe(#0xD0);
0 | memd(FP+#-0x8)=R27:26;
679 | qube_init();
680 | call 0x1812FD0; memd(FP+#-0x10)=R25:24; ; call qube_init; memd(FP+#-16)=R25:24;
```

Trace.List DEFault List.NoCycle

## Pushing for the second time the Less button

Pushing for the second time the **Less** button will remove the assembly code from the trace display.



B::Trace.List

Setup... Goto... Find... Chart Profile MIPS More Less

record run address cycle data symbol ti.back

```

}
int main(int argc, char **argv)
{
    qube_init();
```

Trace.List List.H11Only List.TIIme TIIme.Back

# Changing the DEFault Display

The command **SETUP.ALIST** allows to change the DEFault display of the trace information preset by TRACE32.

Examples:

```
; Add the column TIme.Zero after the default display
SETUP.ALIST DEFault TIme.Zero

; Add time and address information for every instruction packet
SETUP.ALIST DEFault List.ADDRESS List.TIme


; Add ETM trace packet information before the default display
; See picture below
SETUP.ALIST TP DEFault

; Increase the width of the symbol column (60 characters)
SETUP.ALIST %LEN 60 DEFault
```

B::Trace.List						
record	tp	run	address	cycle	data	symbol
-0000000215	E9	3	if(IP0) jump 0x180A510; ; if(!PO) jump BLASTK_mutex_Tock;			ti.back
40		3	jmpne LR;			
		3	P:0180D274 ptrace			\bootimg\mem_console\BLASTK_puts_debug_buffer+0x14
		3	R0=memub(R27+#0x0); R2=memw(GP+#0x80);			0.070us
-0000000209	AC	3	P:0180D27C ptrace			\bootimg\mem_console\BLASTK_puts_debug_buffer+0x1c
		3	P0=cmp.eq(R0,#0x0); R5=R27; R4=R27; R6=memw(GP+#0x410);			<0.005us
		3	if(PO) jump 0x180D2E8;			
		3	R3=R27; nop; nop; nop;			
-0000000193	AC	3	P:0180D2A0 ptrace			\bootimg\mem_console\BLASTK_puts_debug_buffer+0x40
		3	R3=R27; nop; nop; nop;			0.105us

# The AutoInit Option

While testing it might be helpful to clear the trace memory of the PowerTrace/ETB before a new test is started. Instead of pushing manually the **Init** button in the **Trace.state** window, it is more convenient to activate the **AutoInit** check box.




```
Trace.AutoInit ON
```

```
; The trace memory is  
; automatically cleared before  
; the program execution is started
```

# Searching in the Trace

TRACE32 provides fast search algorithms to find a specific event in the trace quickly.

Push the **Find...** button




Use the **Trace Find** dialog to specify your event

## Did you know?

If no trace information is available for the hardware thread, you can get to a trace area with information as follows:

1. Open the **Trace Find** dialog by pushing the **Find** button.
2. Select the **Changes** page.
3. Select either **Up** or **Down** as search direction.
4. Push **Find Here** to start the search.

Open the **Trace Find** dialog by pushing the **Find** button (1)



## **Belated Trace Analysis**


---

There are several ways for a belated trace analysis:

1. Save a part of the trace contents into an ASCII file and analyze this trace contents by reading.
2. Save the trace contents in a compact format into a file. Load the trace contents at a subsequent date into a TRACE32 Instruction Set Simulator and analyze it there.
3. Export the ETMv3 byte stream to postprocess it with an external tool.

Saving part of the trace contents to an ASCII file requires the following steps:

1. Choose **File** menu > **Print**, and then specify the file name and the output format.



```
PRinTer.FileType ASCIIIE ; Specify output format  
                      ; here (ASCII enhanced)  
  
PRinTer.FILE testrun1.lst ; Specify the file name
```

2. It only makes sense to save a part of the trace contents into an ASCII-file. Use the record numbers to specify the trace part you are interested in.

TRACE32 provides the command prefix **WinPrint**. to redirect the result of a display command into a file.

```
; Save the trace record range (-8976.)--(-2418.) into the  
; specified file  
WinPrint.Trace.List (-8976.)--(-2418.)
```

3. Use an ASCII editor to display the result.

The following command allows you to save the trace information to a file:


**Trace.SAVE <file>**

Analyzing the trace contents within a TRACE32 simulator requires the following three steps:

**1. Save the contents of the trace memory to a file.**

```
Trace.SAVE testrun1 ; The following information  
                      ; is saved to file:  
                      ; - Raw data  
                      ; - Merged source code  
                      ; - Timing information
```


## 2. Start a TRACE32 Instruction Set Simulator (PBI=SIM).



```
C:  
cd C:\T32ARM  
C:\T32ARM\t32mqdsp6.exe -c C:\T32ARM\andT32_1000015.t32  
  
T32 Configuration File C:\T32ARM\andT32_1000015.t32  
;This configuration file is generated with T32Start2  
=====  
  
;Environment Variables  
OS=  
ID=T32_1000015  
TMP=C:\T32ARM  
SYS=C:\T32ARM  
HELP=C:\T32ARM  
  
; Standard License File used  
  
;T32 API Access  
; not used  
  
;T32 Intercom  
; not used  
  
;Connection to Host  
PBI=SIM  
  
;Screen Settings:  
SCREEN=  
FONT=SMALL  
HEADER=TRACE32 Hexagon [SIM 0]  
  
;Printer Settings:  
PRINTER=WINDOWS
```


The screenshot shows the 'Start Environment Viewer - Simulators/Hexagon' window. It displays a configuration file with various environment variables and settings. The 'PBI=SIM' line is highlighted. At the bottom, there are buttons for 'Edit History Settings...', 'Save Batch Job As...', 'Save Config As...', and 'Close'.

### 3. Select your target CPU within the simulator.



### 4. Load the trace file.

```
Trace.LOAD testrun1  
Trace.List ; Display a trace listing
```



### 5. Load symbol and debug information if you need it.

```
Data.LOAD.Elf blast/bootimg.pbn /NoCODE
```

The TRACE32 Instruction Set Simulator provides the same trace display and analysis commands as the TRACE32 debugger.

	Please be aware that analyzing the trace in the TRACE32 Instruction Set Simulator will require a more complex setup if the MMU is used. (no example for testing available)
--	---

## Export the Trace Information as ETMv3 Byte Stream

---

TRACE32 allows to save the ETMv3 byte stream into a file for further analysis by an external tool.

```
Trace.EXPORT testrun1.ad /ByteStream  
; Export only a part of the trace contents  
Trace.EXPORT testrun2.ad (-3456800.)--(-2389.) /ByteStream
```

# Function Run-Times Analysis

---

All commands for the function run-time analysis introduced in this chapter use the contents of the trace repository as base for their analysis.



For the function run-time analysis it is helpful to differentiate between three types of application software:

1. Software without operating system (abbreviation: **no OS**)
2. Software with an operating system without dynamic memory management (abbreviation: **OS**).
3. Software with an operating system that uses dynamic memory management to handle processes/tasks (abbreviation: **OS+MMU**). If an OS+MMU is used, several processes/tasks run at the same virtual addresses.

# Flat vs. Nesting Analysis


## Basic Knowledge about the Flat Analysis

The flat analysis bases on the symbolic instruction addresses of the trace entries. The time spent by an instruction packet is assigned to the corresponding function.



<b>min</b>	shortest time continuously in the address range of a function/symbol range
<b>max</b>	longest time continuously in the address range of a function/symbol range

# Basic Knowledge about the Nesting Analysis



For the function run-time analysis with nesting, the TRACE32 software scans the trace contents in order to find:

## 1. Function entries

The execution of the first instruction of an HLL function is regarded as function entry.

Additional identifications of function entries are implemented depending on the processor architecture and the compiler used.

## 2. Function exits

A RETURN instruction within an HLL function is regarded as function exit.

Additional identifications of function exits are implemented depending on the processor architecture and the compiler used.

## 3. Entries to interrupt service routines (asynchronous)

Interrupts are identified as follows:

- An entry to the vector table is detected and the vector address indicates an asynchronous/hardware interrupt.

The HLL function started following the interrupt is regarded as interrupt service routine.



If a RETURN is detected before the entry to this HLL function, TRACE32 assumes that there is an assembler interrupt service routine. This assembler interrupt service routine has to be marked explicitly if it should be part of the function run-time analysis (**sYmbol.MARKER.Create FENTRY/FEXIT**).

## 4. Exits of interrupt service routines

## 5. Entries to TRAP handlers (synchronous)

## 6. Exits of TRAP handlers

Based on the results a complete call tree is constructed.



<b>min</b>	shortest time within the function including all subfunctions and traps
<b>max</b>	longest time within the function including all subfunctions and traps

## Summary

The nesting analysis provides more details on the structure and the timing of the program run, but it is much more sensitive than the flat analysis. Missing or tricky function exits for example result in a worthless nesting analysis.


# Flat Analysis

Flat function run-time analysis is easy to use and error-tolerant. It provides analysis results at different levels:

- Overview on the dynamic program behavior
- Timing diagrams of function execution order (function timing diagram)
- Details on the execution of single instructions (hot-spot analysis)

## Dynamic Program Behavior (no OS and OS)

Push the **Profile** button to get information on the dynamic behavior of the program.




### Trace.PROfileChart.sYmbol [/SplitCORE]

Graphic display of dynamic program behavior

- Analysis independently for each hardware thread
- Individual results for all hardware threads are displayed
- The number after ":" represents the hardware thread
- Default option


## Trace.PROfileChart.sYmbol /MergeCORE

- Graphic display of dynamic program behavior
- Analysis independently for each hardware thread
  - Results are summarized and displayed as a single result



## Trace.PROfileChart.sYmbol /CORE <n>


- Graphic display of dynamic program behavior
- Analysis for specified hardware thread




## More Details

To draw the **Trace.PROfileChart.sYmbol** graphic, TRACE32 PowerView partitions the recorded instruction flow into time intervals. The default interval size is 10.us.

For each time interval rectangles are drawn that represent the time ratio the executed functions/symbol ranges consumed within the time interval. For the final display this basic graph is smoothed.






<b>Fine</b>	Decrease the time interval size by the factor 10
<b>Coarse</b>	Increase the time interval size by the factor 10

The time interval size can also be set manually.


```
Trace.PROfileChart.sYmbol /InterVal 5.ms ; Change the time
; segment size to 5.ms
```

## Color Assignment - Basics


- The tooltip at the cursor position shows the function color assignment (item) and the used interval size.



- Use the control handle on the right upper corner of the **Trace.PROfileChart.sYmbol** window to get a color legend.



## Function Color Assignment - Statically or Dynamically



### FixedColors

Colors are assigned fixed to functions (default).

Fixed color assignment has the risk that two functions with the same color are drawn side by side and thus may convey a wrong impression of the dynamic behavior.

### AlternatingColors

Colors are assigned by the recording order of the functions, again and again for each measurement.

**Trace.PROfileChart.sYmbol [/InterVal <time>]**

Overview on the dynamic behavior of the program

- Graphical display

**Trace.PROfileSTATistic.sYmbol [/InterVal <time>]**

Overview on the dynamic behavior of the program


- Numerical display for export as comma-separated values

**Trace.STATistic.COLOR FixedColors | AlternatingColors**

Color assignment method

# Function Timing Diagram (no OS or OS)

Push the **Chart** button to get a function timing diagram for the captured instruction flow.



## Trace.Chart.sYmbol [/SplitCORE]


Graphic display of function timing

- Analysis independently for each hardware thread
- Individual results for all hardware threads are displayed
- The number after ":" represents the hardware thread
- Default option

## Trace.PROfileChart.sYmbol /MergeCORE

Graphic display of function timing


- Analysis independently for each hardware thread
- Results are summarized and displayed as a single result



## Trace.PROfileChart.sYmbol /CORE <n>


Graphic display of function timing

- Analysis for specified hardware thread



## Did you know?


Periods of time for which no trace information is exported (??????) are assigned to the last running function (here *BLASTK\_futex\_wait*).



```
B:Trace.List /CORE 0
Setup... Goto... Find... Chart Profile MIPS More Less
record run address cycle data symbol ti.back
-0141151660 R3=R7; jump 0x180C140; nop; memd(R7+#0xC8)=R25:24; : R3=R7; jump BLASTK_futex_wait; 0.035us
P:0180C140 ptrace \\bootimg\Global\BLASTK_futex_wait
R21=memw(GP+#0x390); R8=memw(GP+#0x394);
R20=memw_locked(R21);
if(!P0.new) jump:nt 0x180C148; R9=addas1(R8,R2,#0x2); P0=cmp.eq(R20,#0x0);
memw_locked(R21,P0)=LR;
P:0180C15C ptrace \\bootimg\Global\BLASTK_futex_wait+0x1C 0.035us
if(!P0) jump 0x180C148; R19=memw(R0+#0x0); R23=memub(R3+#0x14);
P3=cmp.eq(R1,R19); if(!P3.new) jump:nt 0x180C1B4; R18=#0x0; R8=memw(R9+#0x0);
nop; nop;
P:0180C180 ptrace \\bootimg\Global\BLASTK_futex_wait+0x40 0.035us
P0=cmp.eq(R8,#0x0); if(P0.new) jump:t 0x180C1A0; if(!P0.new)R9=add(R8,#0x0); if(!P1.new)
P1=cmp.gt(R23,R10); if(P1.new) jump:nt 0x180C178; R8=memw(R9+#0x0); memw(R3+#0x8)=R
?????????
```

## Did you know?

If the **Window** check box is selected in the **Chart Config** window, the functions that are active at the selected point of time are visualized in the **Trace.Chart.sYmbol** window. This is helpful especially if you scroll horizontally.



Some trace analysis commands that provide a graphical result have a numerical counterpart.

**Trace.Chart.sYmbol**

Graphic display of function timing

**Trace.STATistic.sYmbol**


Numerical display of function timing

**Trace.STATistic.sYmbol [/SplitCORE]**

Numerical display of function timing

- Analysis independently for each hardware thread
- Individual results for all hardware threads are displayed
- The number after ":" represents the hardware thread
- Default option

address	total	min	max	avr	count	ratio%	1%
\Global\BLASTK_futex_wait:1	1.272s	66.091us	1.271s	423.903ms	3.	99.970%	
\Global\BLASTK_futex_wait:4	1.272s	0.145us	1.271s	181.664ms	7.	99.966%	
\Global\BLASTK_futex_wait:5	1.271s	1.271s	1.271s	1.271s	1.	99.939%	
\Global\BLASTK_futex_wait:0	1.271s	17.286us	1.270s	158.851ms	8.	99.899%	
\Global\BLASTK_wait_forever:2	1.261s	0.035us	1.261s	1.261s	0. (0/1)	99.141%	
\BLASTK_puts_debug_buffer:3	616.567ms	0.000us	366.095us	0.542us	1136699. (0/1)	48.469%	
\bootimage\errormsg\doangel:3	209.780ms	0.029us	0.425us	0.180us	1162532.	16.491%	
\Global\BLASTK_mutex_lock:3	119.979ms	0.074us	15.505us	0.103us	1162751.	9.431%	
\Global\BLASTK_handle_trap0:3	85.892ms	0.000us	3.078us	0.074us	1162973.	6.752%	
\img\errormsg\printhexint:3	80.608ms	0.000us	0.502us	0.780us	103336.	6.336%	
\Global\BLASTK_mutex_unlock:3	72.614ms	0.009us	0.363us	0.062us	1162743.	5.708%	
\img\errormsg\BLASTK_error:3	27.601ms	0.000us	4.260us	1.068us	25835.	2.169%	




For a description of the list summary and the highlighted columns, see tables below.

List Summary	
<b>item</b>	Number of recorded functions/symbol regions
<b>total</b>	Time period recorded by the trace
<b>samples</b>	Total number of recorded changes of functions/symbol regions (instruction flow continuously in the address range of a function/symbol region)

Columns with function details	
<b>address</b>	Function name (other) program sections that can not be assigned to a function/symbol region
<b>total</b>	Time period in the function/symbol region during the recorded time period
<b>min</b>	Shortest time continuously in the address range of the function/symbol region
<b>max</b>	Longest time continuously in the address range of the function/symbol region
<b>avr</b>	Average time continuously in the address range of the function/symbol region (calculated by total/count)
<b>count</b>	Number of new entries into the address range of the function/symbol region (start address executed)
<b>ratio</b>	Ratio of time in the function/symbol region with regards to the total time period recorded

Pushing the **Config** button provides the possibility to specify a different sorting criterion or a different column layout



### Trace.STATistic.sYmbol /MergeCORE

Numerical display of function timing

- Analysis independently for each hardware thread
- Results are summarized and displayed as a single result

### Trace.STATistic.sYmbol /CORE <n>


Numerical display of function timing

- Analysis for specified hardware thread

## Did you know?

TRACE32 flushes all trace information stuck in the ETM fifos when the recording to the trace repository is stopped because the program execution stopped. These delayed exported trace packets can be identified by no **Tlme.Back** value or by a large **Tlme.Back** value.

These delayed exported trace packets can falsify the run-time analysis. So it is recommended to exclude them from the analysis. This is done by tagging the last not-delayed trace packet as “**Last in Statistic**”:




Trace.STATistic.LAST -213.

```
; Specify the last record that
; should be included into the
; statistic analysis, the rest
; will be ignored
```

# Hot-spot Analysis (no OS or OS)

If a function seems to be very time consuming, details on the run-time of single instruction packets can be displayed with the help of the **ISTATistic** command group.



## Preparation

The run-time results on single instruction packets are more accurate if cycle-accurate tracing is used.

```
ETM.CycleAccurate ON ; Switch cycle accurate tracing on
Trace.CLOCK 600.MHz ; Inform TRACE32 about your core
; frequency
```

A high number of local FIFOULLs might affect the result of the instruction statistic.

The command group **ISTATistic** works with a database. The measurement includes the following steps:

1. Enable cycle-accurate tracing.
2. Specify the core clock frequency.
3. Clear the database.
4. Fill the trace repository.
5. Transfer the contents of the trace repository to the database.
6. Display the result.
7. (Repeat step 4-6 if required).

Main commands:

<b>ETM.CycleAccurate ON</b>	Switch cycle-accurate tracing on.
<b>Trace.CLOCK &lt;core_clock&gt;</b>	Inform TRACE32 about your core frequency.
<b>Trace.FLOWPROCESS</b>	Upload the complete trace contents to the host and merge it with the program code/debug information
<b>ISTATistic.RESet</b>	Clear the Instruction Statistic database.
<b>ISTATistic.ADD [/MergeCORE]</b>	Transfer the trace information of all hardware threads from the trace repository to the Instruction Statistic database.
	Default
<b>ISTATistic.ADD /CORE &lt;n&gt;</b>	Transfer the trace information of the specified hardware thread from the trace repository to the Instruction Statistic database.
<b>ISTATistic.ListFunc</b>	List flat function run-time analysis based on the added trace information.
<b>Data.List &lt;address&gt; /ISTAT_TCLOCKS</b>	List flat run-time analysis for the single instruction packets.

A detailed flat function run-time analysis for all hardware threads can be performed as follows:

```
ETM.CycleAccurate ON ; Switch cycle accurate tracing on
Trace.CLOCK 600.MHz ; Inform TRACE32 about your core
                      ; frequency
ISTATistic.RESet ; Reset Instruction Statistic Data
                  ; Base
Trace.Mode Leash ; Switch trace to Leash mode
Go ; Start program execution
WAIT !RUN() ; Wait until program stops
Trace.FlowProcess ; Process the trace information
IF Trace.FLOW.FIFOFULL>6000.
  PRINT "Warning: Please control the FIFOFULLS"
ISTATistic.ADD ; Add trace information for all
                  ; hardware threads to Instruction
                  ; Statistic database
ISTATistic.ListFunc ; List flat function run-time
                     ; statistic
```

B::ISTATistic.ListFunc

address	tree	coverage	count	time	clocks	ratio	cpi
P:01809140--01809173	└ sys_exit	0.000%	0.	0.000us	0.	0.000%	-
P:01809180--018091D3	└ sys_close	0.000%	-	0.000us	0.	0.000%	-
P:01809180--018091D3	└ sys_close	0.000%	0.	0.000us	0.	0.000%	-
P:018091E0--018092AB	└ sys_mmorecore	60.784%	-	0.003us	1.	0.000%	0.00
P:018091E0--01809233	└ sys_Tlsalloc	76.190%	2.	0.000us	<1.	0.000%	0.01
P:01809240--01809263	└ sys_Tlsfree	0.000%	0.	0.000us	0.	0.000%	-
P:01809270--0180928F	└ sys_Tlsset	100.000%	2.	0.000us	<1.	0.000%	0.00
P:01809290--018092AB	└ sys_Tlsget	100.000%	210.	0.003us	1.	0.000%	0.00
P:018092B0--01809377	└ sys_mutex	8.000%	-	6.694us	3012.	1.876%	5.86
P:018092B0--01809343	└ sys_Mtxinit	0.000%	0.	0.000us	0.	0.000%	-
P:01809350--0180935F	└ sys_Mtdst	0.000%	0.	0.000us	0.	0.000%	-
P:01809360--01809367	└ sys_Mtxlock	100.000%	256.	3.293us	1482.	0.923%	5.79
P:01809360--0180936F	└ sys_mutex.c\53--56	50.000%	256.	3.293us	1482.	0.923%	5.79
P:01809360--0180936F	└ sys_mutex.c\57--60	50.000%	256.	3.293us	1482.	0.923%	5.79
P:01809370--01809377	└ sys_Mtxunlock	100.000%	258.	3.400us	1530.	0.953%	5.93

For a description of the highlighted columns, see table below.

Columns	Description
<b>address</b>	Address range of the module, function or HLL line
<b>tree</b>	Flat module/function/HLL line tree
<b>coverage</b>	Code coverage of the module, function or HLL line
<b>count</b>	Number of module/function/HLL line executions
<b>time</b>	Total time spent by the module, function or HLL line
<b>clocks</b>	Total number of clocks spent by the module, function or HLL line
<b>ratio</b>	Percentage of the total measurement time spent in the module, function or HLL line
<b>cpi</b>	Average clocks per instruction packet for the function or the HLL line

```
; List instruction packet run-time
; statistic
; - Display time information per
;   thread
```

count	tclocks	tcpi	addr/line	code	label	mnemonic	comment
355253.	355251.	1.00	P:0180CEB0	A09DC001	printstr:	allocframe(#0x8);	
355249.	86.	0.00	P:0180CEB4	7060401B5A0041..		R27=R0; call 0x180D260; memw(FP+ #-0x4)=R27;	
355253.	355252.	1.00	P:0180CED0	78004080707B40..		R0=#0x4; R1=R27; R2=#0x0; R27=memw(FP+ #-0x4	
0.	0.	-	P:0180CED8	59FF7FC8901EC0..		jump 0x180CE60; deallocframe;; jump doangel	
118417.	118416.	1.00	P:0180CEE0	A09DC003	printhexint:	nop; nop;	
118417.	118417.	1.00	P:0180CEE4	7060401A780043..		allocframe(#0x18);	
118417.	118402.	1.00	P:0180CEF4	5BFF7FDE49805D..		R26=R0; R27=#0x1C; R0=memw(GP+ #0x3A4); memd	
118417.	28.	0.00	P:0180CF00	780040197F0040..		call 0x180CE80; R24=memw(GP+ #0x3A8); memd(F	
947330.	947322.	1.00	P:0180CF10	C65A5B41707D40..		R25=#0x0; nop; nop; nop;	
947330.	947329.	1.00	P:0180CF20	7601C1E1		R1=lsr(R26,R27); R0=SP; R27=add(R27, #-0x4);	
947330.	947309.	1.00	P:0180CF24	F301D801		R1=and(R1, #0x0F);	
947330.	947330.	1.00	P:0180CF28	9101C001		R1=add(R1, R24);	
947330.	947330.	1.00	P:0180CF2C	5A00419A11DC1..		R1=memb(R1+ #0x0);	
947328.	231.	0.00	P:0180CF34	780040805BFF7F..		call 0x180D260; memb(SP+ #0x0)=R1;; call BLA	
947328.	289.	0.00	P:0180CF44	757B7FE05CDFF8..		R0=#0x4; call 0x180CE60; R1=SP; R2=#0x0;; R	
118416.	28.	0.00	P:0180CF4C	97DE7FFA97DEFF..		P0=cmp.gt(R27, #-0x1); if(P0.new) jump:t 0x1	
118416.	118416.	1.00	P:0180CF54	901EC01E		R27:26=memb(FP+ #-0x8); R25:24=memb(FP+ #-0x1	
						deallocframe;	

For a description of the highlighted columns, see below.

Columns	Description
<b>count</b>	Total number of instruction packet executions
<b>tclocks</b>	Total number of thread clocks for the instruction packet (tclocks = 1/6 clocks)
<b>tcpi</b>	Average thread clocks per instruction packet

	exec	notexec	coverage	adr/line	code	label	mnemonic	comment
7.	0.	100.00%	P:0180C9C0	75834400A09DC0..	<b>BLASTK_t..:P0=cmp.gtu(R3,#0x20); allocframe(#0x20);</b>			
7.	0.	100.00%	P:0180C9C8	7063401B7DEFA..	R27=R3; memd(FP+#+0x8)=R27:R26;			
7.	0.	100.00%	P:0180C9D0	F5044518A7DEF8..	R25:R24=combine(R4,R5); memd(FP+#+0x10)=R25:R24;			
7.	0.	100.00%	P:0180C9D8	A19DC101	memw(SP+#+0x4)=R1;			
7.	0.	100.00%	P:0180C9DC	919D4021A19DC0..	R1=memw(SP+#+0x4); memw(SP+#+0x0)=R0;			
0.	7.	0.00%	P:0180C9E4	<b>760140E05C0040..</b>	R0=and(R1,#0x7); if(P0) jump 0x180CB9C; memw(SP+#+0x8)=R2;			
0.	7.	0.00%	P:0180C9F0	759944005C00C8..	P0=cmp.gtu(R25,#0x20); if(P0.new) jump:nt 0x180CB9C;			
0.	7.	0.00%	P:0180C9F8	750040005C20C8..	P0=cmp.eq(R0,#0x0); if(IP0.new) jump:nt 0x180CB9C;			
7.	0.	100.00%	P:0180CA00	780040024980D7..	R2=#0x0; R0=memw(GP+#+0x2FC);			
7.	0.	100.00%	P:0180CA08	70604001580040..	R1=R0; jump 0x180CA20; R3=add(R0,#-0x16);			
19.	0.	100.00%	P:0180CA14	8002C022	R2=add(R2,#0x1);			
0.	19.	0.00%	P:0180CA18	<b>754247E05C0048..</b>	P0=cmp.gt(R2,#0x3); if(P0.new) jump:nt 0x180CB9C;			
26.	0.	100.00%	P:0180CA20	7063401B802140..	R26=R3; R1=add(R1,#0x200); R3=add(R3,#0x200); R0=memub(R1+			
19.	6.	100.00%	P:0180CA30	750040005CFFF8..	P0=cmp.eq(R0,#0x0); if(IP0.new) jump:t 0x180CA14;			
0.	6.	0.00%	P:0180CA38	<b>754247E05C0048..</b>	P0=cmp.gt(R2,#0x3F); if(P0.new) jump:nt 0x180CB9C; R0=memw			
6.	0.	100.00%	P:0180CA44	5A00C7D6	call 0x180D9F0; ; call BLASTK_mutex_lock;			

For a description of the highlighted columns, see below.

Columns	Description
<b>exec</b>	<b>Conditional instructions:</b> number of times the instruction packet was executed because the condition was true.  <b>Other instructions:</b> number of times the instruction packet was executed
<b>notexec</b>	<b>Conditional instructions:</b> number of times the instruction packet wasn't executed because the condition was false.
<b>coverage</b>	Instruction packet coverage

If exec or/and notexec is 0 for an instruction packet with condition, the instruction packet is bold-printed against a yellow background. All other instruction packets are bold-printed on a yellow background if they were not executed.

# Nesting Analysis

---

## Fundamentals

---

1. The nesting analysis analyses only HLL functions.
2. The nesting analysis expects common ways to enter/exit functions.
3. The result of the nesting analysis is sensitive with regards to FIFOFULLs.

## No OS

---

**Trace.Chart.Func**

Graphic display of nested function run-time analysis

**Trace.STATistic.Func**

Numerical display of nested function run-time analysis


The TRACE32 software scans the trace contents in order to find:

- **Function entries**

The execution of the first instruction of an HLL function is regarded as function entry.

Additional identifications for function entries are implemented depending on the processor architecture and the used compiler.


```
Trace.Chart.Func /CORE 1 ; Function  
; BLASTK_continuation_syscall  
; as example  
  
Trace.List /CORE 1 /Track
```



- **Function exits**

A RETURN instruction within an HLL function is regarded as function exit.

Additional identifications for function exits are implemented depending on the processor architecture and the used compiler.



- **Entries to interrupt service routines (asynchronous)**

Interrupts are identified as follows:


- An entry to the vector table is detected and the vector address indicates an asynchronous/hardware interrupt.

The HLL function started following the interrupt is regarded as interrupt service routine.

If a RETURN is detected before the entry to this HLL function, TRACE32 assumes that there is an assembler interrupt service routine. This assembler interrupt service routine has to be marked explicitly if it should be part of the function run-time analysis (**sYmbol.MARKER.Create FENTRY/FEXIT**).

```
Trace.Chart.Func /CORE 1 ; Function BLASTK_handle_int
; as example
```

```
Trace.List /CORE 1 /Track
```



- **Exits of interrupt service routines**


A RETURN / RETURN FROM INTERRUPT within the HLL interrupt service routine is regarded as exit of the interrupt service routine.

- **Entries to TRAP handlers (synchronous)**

If an entry to the vector table is identified and if the vector address indicates a synchronous interrupt/trap the following entry to an HLL function is regarded as entry to the trap handler.

```
Trace.Chart.Func /CORE 0 ; Function BLASTK_handle_trap0
                           ; as example
```

```
Trace.List /CORE 0 /Track
```



- **Exits of TRAP handlers**

A RETURN / RETURN FROM INTERRUPT within the HLL trap handler is regarded as exit of the TRAP handler.

## Numerical Analysis

### Trace.STATistic.Func [/MergeCORE]


Numerical display of nested function run-time analysis

- analysis for all hardware threads

### Trace.STATistic.sYmbol /CORE <n>


Numerical display of function timing

- analysis for specified hardware thread



For a description of the list summary, see table below.


List Summary	
<b>func</b>	Number of functions in the trace
<b>total</b>	Total measurement time
<b>intr</b>	Total time in interrupt service routines



For a description of the highlighted column, see table below.


Columns	Description
<b>range (NAME)</b>	Function name, sorted by their occurrence by default

- **(root)**  
**(root)**  
The function nesting is regarded as tree, root is the root of the function nesting.
- **HLL function**  
**\bootimg\blast\_alloc\blast\_malloc**
- **HLL interrupt service routine**  
**→\bootimg\Global\BLASTK\_handle\_int**
- **HLL trap handler**  
**-♦BLASTK\_handle\_trap0**



For a description of the highlighted columns, see below.

Columns (cont.)	Description
<b>total</b>	Total time within the function
<b>min</b>	Shortest time between function entry and exit, time spent in interrupt service routines is excluded.  No <b>min</b> time is displayed if a function exit was never executed.
<b>max</b>	Longest time between function entry and exit, time spent in interrupt service routines is excluded.
<b>avr</b>	Average time between function entry and exit, time spent in interrupt service routines is excluded.



For a description of the highlighted columns, see below.

Columns (cont.)	Description
<b>count</b>	Times within the function

If function entries or exits are missing, this is displayed in the following format:

<times within the function>. (<number of missing function entries>|<number of missing function exits>).

**count**  
2. (2/0)

#### Interpretation examples:


1. 2. (2/0): 2. times within the function, 2 function entries missing
2. 4. (0/3): 4. times within the function, 3 function exits missing
3. 11. (1/1): 11. times within the function, 1 function entry and 1 function exit is missing.



If the number of missing function entries or exits is higher than 1, the analysis performed by the command <b>Trace.STATistic.Func</b> might fail due to nesting problems. A detailed view to the trace contents is recommended.
--

Columns (cont.)	Description
<b>intern%</b> <b>(InternalRatio,</b> <b>InternalBAR.LOG)</b>	Ratio of time within the function without subfunctions, TRAP handlers, interrupts

Pushing the **Config...** button allows to display additional columns.




For a description of the additional columns, see tables below.



Columns (cont.) - times only in function	
<b>Internal</b>	Total time between function entry and exit without called sub-functions, TRAP handlers, interrupt service routines
<b>IAVeRage</b>	Average time between function entry and exit without called sub-functions, TRAP handlers, interrupt service routines
<b>IMIN</b>	Shortest time between function entry and exit without called sub-functions, TRAP handlers, interrupt service routines
<b>IMAX</b>	Longest time spent in the function between function entry and exit without called sub-functions, TRAP handlers, interrupt service routines
<b>InternalRatio</b>	$\frac{\text{Internal time of function}}{\text{Total measurement time}}$ as a numeric value.
<b>InternalBAR</b>	$\frac{\text{Internal time of function}}{\text{Total measurement time}}$ graphically.

<b>Columns (cont.) - times in sub-functions and TRAP handlers</b>	
<b>External</b>	Total time spent within called sub-functions/TRAP handlers
<b>EAVeRage</b>	Average time spent within called sub-functions/TRAP handlers
<b>EMIN</b>	Shortest time spent within called sub-functions/TRAP handlers
<b>EMAX</b>	Longest time spent within called sub-functions/TRAP handlers

<b>Columns (cont.) - interrupt times</b>	
<b>INTR</b>	Total time the function was interrupted
<b>ExternalINTRMAX</b>	Max. time one function pass was interrupted
<b>ExternalINTRCount</b>	Number of interrupts that occurred during the function run-time

The following graphic give an overview how times are calculated:





Legend	
<b>solid black bar</b>	Function running
<b>thin black line</b>	Subfunction or TRAP handler running

### Trace.Chart.Func [/MergeCORE]



Graphical display of nested function run-time analysis

- Analysis for all hardware threads

### Trace.Chart.Func /CORE <n>

Graphical display of nested function run-time analysis

- Analysis for specified hardware thread





**Trace.STATistic.TREE [/MergeCORE]**

Tree display of nested function run-time analysis  
 • Analysis for all hardware threads

**Trace.STATistic.TREE /CORE <n>**

Tree display of nested function run-time analysis  
 • Analysis for specified hardware thread



### Trace.ListNesting [/MergeCORE]

Nesting display of nested function run-time analysis

- Analysis for all hardware threads

# Cycle Statistic

To perform a cycle statistic proceed as follows:


## 1. Activate cycle-accurate tracing.

```
ETM.CycleAccurate ON  
Trace.CLOCK 600.MHZ
```

## 2. Start and stop the program execution to fill the trace repository.

## 3. Display the result.

```
Trace.STATistic.CYcle
```



For a description of the list summary and the details, see tables below.

List Summary	Description
<b>records</b>	Number of records in the trace
<b>time</b>	Time period recorded by the trace

List Summary	Description
<b>clocks</b>	Number of clock cycles in the trace
<b>flow cycles</b>	Number of ptrace packages
<b>bus cycles</b>	0 (no recording of bus cycles)
<b>cpi</b>	Average clocks per instruction packet (cpi/6 average thread clock per instruction packet)

Details	Description
<b>flow execute</b>	Number of cycles that executed instructions
<b>flow read</b>	Number of cycles that performed a read access (not implemented yet)
<b>flow write</b>	Number of cycles that performed a write access (not implemented yet)
<b>bus fetch</b>	0 (no recording of bus cycles)
<b>bus read</b>	0 (no recording of bus cycles)
<b>bus write</b>	0 (no recording of bus cycles)
<b>instr</b>	number of instruction packages
<b>slot instr</b>	—
<b>fail cond</b>	Number of conditional instruction that failed (failed branch instructions included)
<b>pass cond</b>	Number of conditional instruction that passed (branch taken included)
<b>fail branch</b>	Number of failed branches
<b>dir branch</b>	Number of direct branches
<b>indir branch</b>	Number of indirect branches
<b>load instr</b>	Number of load instructions (not implemented yet)
<b>store instr</b>	Number of store instructions (not implemented yet)
<b>modify instr</b>	—

Details	Description
<b>traps</b>	Number of traps
<b>interrupts</b>	Number of interrupts
<b>idles</b>	Number of idle states <ul style="list-style-type: none"> <li>Wait instruction, under the assumption that the hardware thread put itself to idle state</li> <li>More than 1000. clock cycles without trace information</li> </ul>
<b>core 0</b>	Number of idle states for hardware thread 0
...	
<b>trace gaps</b>	Number of trace gaps (FIFOULLs, filtered trace information ...)

### Trace.STATistic.CYcle [/MergeCORE]

Cycle statistic


- Analysis for all hardware threads

### Trace.STATistic.CYcle /CORE <n>

Cycle statistic

- Analysis for specified hardware thread

Analyzer.STATistic.CYcle /CORE 3





# Filtering via the ETM Configuration Window

Filtering means to reduce the generated trace information to the information of interest.

Some basic filtering can be done via the ETM configuration window.

## ETM configuration



\* trace memory of PowerTrace  
or ETB

The following setups in the ETM configuration window can be done to reduce the generation of the trace information:

**ETM.state**

Display the ETM configuration window

**ETM.TraceTNUM <hardware\_thread>**

Program the ETM to export the instruction flow only for the specified <hardware\_thread>

**ETM.TraceASID <asid>**

Program the ETM to export the instruction flow only for the specified <asid>


**ETM.TraceTID <tid\_number> | <bitmask>**

Program the ETM to export the instruction flow only for the specified software thread(s)

# Hardware Thread Filter


To restrict the exported instruction flow to the specified hardware thread proceed as follows:

1. Open the ETM configuration window and specify the hardware thread.



2. Start and stop the program execution.


3. Display the result.



# Software Thread Filter


To restrict the exported instruction flow to the specified software thread proceed as follows:

1. Open the ETM configuration window and specify the software thread.



2. Start and stop the program execution.

3. Display the result.



## ASID Filter


(no example available)

# Filtering/Triggering with Break.Set

**Filtering** means to reduce the generation of trace information to the information of interest.

Filtering helps to prevent TARGET FIFO OVERFLOWS and enables a more effective utilization of the trace memory.

**Triggering** means to stop the recording to the trace repository.



The following actions provide filters:

<b>TraceEnable</b>	Program the ETM to generate only trace information if the specified event matches.
<b>TraceON</b>	Program the ETM to start the generation of trace information if the specified event matches.
<b>TraceOFF</b>	Program the ETM to stop the generation of trace information if the specified event matches (restart possible).

The following action provides triggers:


<b>TraceTrigger</b>	Stop the recording of trace information into the trace repository if the specified event matches (no restart possible). The stop can be delayed.
---------------------	--

The filter/trigger breakpoints and the filters provided by the ETM configuration window can be combined.

## Filter breakpoints




## ETM configuration



ETM trace packet generation

## Trigger breakpoints



Trace repository\*

\* trace memory of PowerTrace  
or ETB

## Standard Usage


To illustrate the standard usage of the TraceEnable filter, the following examples are provided:

- [Example 1](#): Program the ETM to export only trace information, if the instruction at a particular symbolic address is executed.
- [Example 2](#): Program the ETM to export only trace information, if the instruction at a particular symbolic address is executed by a particular hardware thread.
- [Example 3](#): Program the ETM to export only information about the instruction that writes to a particular variable.

### Example 1

Program the ETM to export only trace information, if the instruction at the symbolic address *BLASTK\_futex\_wait* is executed (etm\_filter1.cmm).

#### 1. Specify the event in the [Break.Set](#) dialog.



- Specify the program address in the **address / expression** field.
- Specify the **type** Program (default).
- Specify the **action** TraceEnable.

#### 2. Start and stop the program execution.


#### 3. Display the result.

	record	run	address	cycle	data	symbol	ti.back
-00000000310	0	0	P:0180C140 ptrace		\bootimg\Global\BLASTK_futex_wait	126.700us	
	0	0	R21=memw(GP+#0x390); R8=memw(GP+#0x394);				
	0	0	R20=memw_locked(R21);				
-00000000287	4	4	TRACE ENABLE				
	4	4	P:0180C140 ptrace		\bootimg\Global\BLASTK_futex_wait	244.920us	
	4	4	R21=memw(GP+#0x390); R8=memw(GP+#0x394);				
	4	4	R20=memw_locked(R21);				
-00000000264	5	5	TRACE ENABLE				
	5	5	P:0180C140 ptrace		\bootimg\Global\BLASTK_futex_wait		
	5	5	R21=memw(GP+#0x390); R8=memw(GP+#0x394);				
	5	5	R20=memw_locked(R21);				
-00000000247	0	0	TRACE ENABLE				
	0	0	P:0180C140 ptrace		\bootimg\Global\BLASTK_futex_wait	122.300us	
	0	0	R21=memw(GP+#0x390); R8=memw(GP+#0x394);				
	0	0	R20=memw_locked(R21);				
-00000000221	3	3	TRACE ENABLE				
	3	3	P:0180C140 ptrace		\bootimg\Global\BLASTK_futex_wait	249.140us	
	3	3	R21=memw(GP+#0x390); R8=memw(GP+#0x394);				
	3	3	R20=memw_locked(R21);				
			TRACE ENABLE				

## Example 2


Program the ETM to export only trace information, if the instruction at the symbolic address *BLASTK\_writec* is executed by hardware thread 0x0 (etm\_filter2.cmm).

### 1. Specify the event in the **Break.Set** dialog.




- Specify the program address in the **address / expression** field.
- Specify the **type** Program (default).
- Specify the **action** TraceEnable.

### 2. Specify hardware thread 0x0 in the ETM configuration window.



### 3. Start and stop the program execution.

#### 4. Display the result.



#### Summary


; Export only the execution of the specified instruction packets  
; (up to 8 single instructions or up to 4 instruction ranges)

**Break.Set <address> | <range> /Program /TraceEnable**

## Example 3

Program the ETM to export only information about the instruction that writes to the variable `BLASTK_wait_mask` (etm\_filter3.cmm).


### 1. Specify the event in the **Break.Set** dialog.



- Specify the data address in the **address / expression** field. Activate the **HLL** check box to specify the breakpoint for the complete address range of the variable.
- Specify the **type** Write.
- Specify the **action** TraceEnable.

### 2. Start and stop the program execution

### 3. Display the result.



; Export only the instructions that perform the specified data access  
; no data value allowed  
; (up to 6 single address accesses or up to 3 access ranges)

**Break.Set** <address> | <range> /ReadWrite | /Read | /Write /TraceEnable  
**Var.Break.Set** <hll\_expression> /ReadWrite | /Read | /Write /TraceEnable


To illustrate statistical evaluations, the following examples are provided:

- [Example 1](#): Analyze the intervals of a particular function.
- [Example 2](#): Analyze the time between function A and function B.

## Example 1: Time Interval of a Single Event

Analyze the intervals of *BLASTK\_handle\_trap0*.

### 1. Program the ETM to export only the entry to the function *BLASTK\_handle\_trap0*.




- Specify the program address in the **address / expression** field.
- Specify the **type** Program (default).
- Specify the **action** TraceEnable.

### 2. Start and stop the program execution.

### 3. Display the result.


```
Trace.List
Trace.STATistic.AddressDIstance BLASTK_handle_trap0
```



## Example 2: Time between Two Events

Analyze the time between *BLASTK\_mutex\_lock* and *BLASTK\_mutex\_unlock*.


1. Program the ETM to export only the entry to the functions *BLASTK\_mutex\_lock* and *BLASTK\_mutex\_unlock*.



2. Start and stop the program execution.
3. Display the result.

```
Trace.List

Trace.STATistic.AddressDURation BLASTK_mutex_lock \
BLASTK_mutex_unlock
```



# TraceON/OFF Filter

To illustrate the TraceON/OFF filter, the following example is provided:

- Program the ETM to start the exporting of trace information, whenever the instruction at the address *BLASTK\_puts\_debug\_buffer* was executed.
- Program the ETM to stop the exporting of trace information, whenever the instruction at the address *BLASTK\_puts\_debug\_buffer+0x90* was executed (etm\_filter4.cmm).


## 1. Open a source listing at the label *BLASTK\_puts\_debug\_buffer*.

```
; List *
List.Asm BLASTK_puts_debug_buffer
```


The screenshot shows a debugger window titled "B::List.Asm BLASTK\_puts\_debug\_buffer". The assembly code is listed in a table with columns for address/line, code, label, mnemonic, and comment. The label *BLASTK\_puts\_debug\_buffer* is highlighted in blue. The code starts with *allocframe(#0x8)* and continues with various memory operations and conditional jumps. The assembly code is as follows:

addr/line	code	label	mnemonic	comment
P:0180D260	A090C001	BLASTK_puts_debug_buffer:	allocframe(#0x8);	
P:0180D264	7060401B5BFF69..		R27=R0; call 0x180A510; R0=memw(GP+#0x408); memw(FP+#-0x4)=R27;	
P:0180D274	913840004980C4..		R0=memub(R27+#0x0); R2=memw(GP+#0x80);	
P:0180D27C	750040000707840..		P0=cmp.eq(R0,#0x0); R5=R27; R4=R27; R6=memw(GP+#0x410);	
P:0180D28C	5C00C02E		if(P0) jump 0x180D2E8;	
P:0180D290	707840037F0040..		R3=R27; nop; nop; nop;	
P:0180D2A0	F3024600800240..		R0=add(R2,R6); R2=add(R2,#0x1); R3=add(R3,#0x1); R5=memb(R5+#0x	
P:0180D2B0	8C025F01706240..		R1=asr(R2,#0x1F); R0=R2; R4=add(R4,#0x1); memb(R0+#0x0)=R5;	
P:0180D2C0	8E0153A078D040..		R0+=lsr(R1,#0x13); R1=-#0x2000; R5=R4;	
P:0180D2CC	F100C100		R0=and(R0,R1);	
P:0180D2D0	F320C200		R0=sub(R2,R0);	
P:0180D2D4	7060400024880C0..		R2=R0; memw(GP+#0x80)=R0;	
P:0180D2DC	9123C000		R0=memub(R3+#0x0);	
P:0180D2E0	750040005CFFF8..		P0=cmp.eq(R0,#0x0); if(!P0.new) jump.t 0x180D2A0;	
P:0180D2E8	979E7FFB4980E0..		R27=memw(FP+#-0x4); R0=memw(GP+#0x408);	
P:0180D2F0	59FF691C901EC0..		jump 0x180A528; deallocframe;; jump BLASTK_mutex_unlock; dealloc	
P:0180D2F8	7F00400007F00C0..		nop; nop;	
P:0180D300	5800CB88	BLASTK_ext_preinit:	jump 0x180EA70; ; jump BLASTK_preinit_ext_config;	
			!!	

**2. Set a **TraceON** breakpoint to the instruction packet at the label **BLASTK\_puts\_debug\_buffer**.**




**3. Set a **TraceOFF** breakpoint to the instruction packet at the address **BLASTK\_puts\_debug\_buffer+90**.**




**4. Start and stop the program execution.**

## 5. Display the result.



Proceed as follows, if you want to search for the ON/OFF transitions:

1. Select the **Trace.List** window as active window.
2. Specify **Enable** for the global TRACE32 Find.



; Export only the execution of the instructions between TraceON/TraceOFF  
; (up to 2 pairs)

**Break.Set** <address> | <range> /Program /TraceON  
**Break.Set** <address> | <range> /ReadWrite | /Read | /Write /TraceON  
**Var.Break.Set** <hll\_expression> /ReadWrite | /Read | /Write /TraceON

**Break.Set** <address> | <range> /Program /TraceOFF  
**Break.Set** <address> | <range> /ReadWrite | /Read | /Write /TraceOFF  
**Var.Break.Set** <hll\_expression> /ReadWrite | /Read | /Write /TraceOFF

# TraceTrigger

There are two use cases for TraceTrigger.


To illustrate the two use cases, the following examples are provided:

- **Example 1:** A TraceTrigger can be used instead of a breakpoint, if it is not allowed to stop the program execution.
- **Example 2:** A TraceTrigger can be used to get the prologue and the epilog of an event in the trace.

## Example 1


Stop the trace recording after 0x24 was written as a byte to the variable *BLASTK\_wait\_mask* (etm\_trigger1.cmm).

### 1. Specify the event in the Break.Set dialog.




- Specify the data address in the **address / expression** field. Activate the **HLL** check box to specify the breakpoint for the complete address range of the variable.
- Specify the **type** Write.
- Specify **DATA** value and access width.
- Specify the **action** TraceTrigger.

### 2. Start the program execution.




### 3. The recording to the trace repository is stopped soon after the event happened.

- The **state** field in the Trace Configuration window changes to **break** (1) to indicate that the recording to the trace repository is stopped.
- The Trace State field in the TRACE32 State Line changes to **BRK** accordingly (2).



#### 4. Display the result.




The screenshot shows the B::Trace.List window with the following content:

record	run	address	cycle	data	symbol	ti.back
-0000000044	1	ciad(R12); P:0180C774 ptrace			\\boot\Global\BLASTK_reschedule_from_wait+0x14	0.035us
		R7=memw(GP+#0x8A8); R5:4=memd(GP+#0x8A0); R1=ct0(R7); if(P0.new) jump:t 0x180C7D0; P0=cmp.eq(R7,#0x0);				
-0000000023	1	R4=addas1(R4,R1,#0x2); R5=addas1(R5,R1,#0x7); P:0180C790 ptrace			\\boot\Global\BLASTK_reschedule_from_wait+0x30	0.070us
		R6=memw(R4+#0x0); R2=ct0(R6); R5=addas1(R5,R2,#0x2); R6=clrbit(R6,R2); R8=clrbit(R7,R1); R9=memw(R5+#0x0); R3=memw(R9+#0x0); P0=cmp.eq(R3,#0x0); if(!P0.new) jump:t 0x180C7C4; memw(R5+#0x0)=R3; P0=cmp.eq(R6,#0x0); if(P0.new) R7=add(R8,#0x0); memw(R4+#0x0)=R6;				
*****						

Please be aware that the result can only be displayed while the program execution is running if the program code was copied into the TRACE32 Virtual Memory before.


## Example 2

Stop the trace recording when a write access to the variable *BLASTK\_wait\_mask* occurred and another 50% of the trace repository was filled.




## Trace repository

### 1. Specify the event in the [Break.Set](#) dialog.



- Specify the data address in the **address / expression** field. Activate the **HLL** check box to specify the breakpoint for the complete address range of the variable.
- Specify the **type** Write.
- Specify the **action** TraceTrigger.


## 2. Specify the fill of the trace repository after the event (TDelay counter).



## 3. Start the program execution.


#### 4. As soon as the event occurred

- The **state** field in the Trace Configuration window changes to **trigger** (1).
- The Trace State Field in the TRACE32 State Line changes to **TRG** accordingly (2).




## 5. As soon as the TDelay counter ran down

- - The state field in the Trace Configuration window changes to **break**.
- - The Trace State field in the TRACE32 State Line changes to **BRK** accordingly.



## 6. After the TDelay counter elapsed the trace information can be displayed.

Push **Trigger** in the **Trace Goto** dialog for the display of the trigger point. All records recorded after the trigger event have a positive record number.



## Summary

; Stop trace recording when the specified address is executed  
; (up to 4 single instructions or up to 4 instruction ranges)

**Break.Set <address> | <range> /Program /TraceTrigger**

; Stop trace recording when the specified data access occurred  
; (up to 4 single data accesses or up to 2 data access ranges)

**Break.Set <address> | <range> /ReadWrite | /Read | /Write /TraceTrigger**

**Var.Break.Set <hll\_expression> /ReadWrite | /Read | /Write /TraceTrigger**

**Break.Set <address> | <range> /<access> /Data.auto <data> | /Data.Byte <data> /TraceTrigger**

**Break.Set <address> | <range> /<access> /Data.Word <data> | /Data.Long <data> /TraceTrigger**

**Var.Break.Set <hll\_expression> /ReadWrite | /Read | /Write /Data.auto <data> /TraceTrigger**

; Counter possible

**Break.Set <address> | <range> /<access> <data\_value> /TraceTrigger /COUNT <value>**


**Var.Break.Set <hll\_expression> /<access> <data\_value> /TraceTrigger /COUNT <value>**

# Filtering/Triggering via the ETM.Set

The **ETM.Set** commands allow a low-level programming of the triggering/filtering resources of the ETM.

The low-level programming of the ETM filters and trigger requires at least some basic knowledge about the so-called “event resources” provided by the Hexagon ETM. Please refer to your **ETM Architecture Specification**.

The event resources consist basically of 4 trigger blocks and a three state sequencer.




The low-level programming adds the following features:

- More sophisticated breakpoints than the **Break.Set** dialog.
- The sequencer allows to combine a series of events to form a breakpoint

# The ETM Registers

The trigger block/sequencer configuration registers can be displayed as follows:




Click here to get details

Trigger block 0

B::ETM.Register							
<b>ETM (Embedded Trace Macrocell)</b>							
ETM_CLK_EN	XXXXXXXX	CE	ETMA	Disabled	QDSP6IG	Disabled	ETG
ETM_CTRL	00000098	ISDBBG	Disabled	TPG	GBA	Not generated	TPFWM
		ISO	Not ignored	CAM	Disabled	TIDASID	Included
		DB	Not generated			TRS	8-bits
ETM_RESET	00000000	TPM	1:2	ETMUR	No reset	ETMGR	No reset
ETM_VERSION	FFFF0002						
TRIGO_SAC0_ADDR	00000000	RTRNUM	0	TIDM	00	RTID	00
TRIGO_SAC1_ADDR	00000000	RASID	0	TNUME	Disabled	TIDE	Disabled
TRIGO_DC_DATA	00000000	ASIDE	Disabled				
TRIGO_DC_MASK	00000000	CRSE	---	CSACSE	---	SAC1SE	---
TRIGO_CTRL0	00000000	SACOSE	---	SACCM	AND	DCAT	Disabled
		EABM	All 32-bits	DCCT	==	DCCW	Low word
		SAC1AT	Load-or-store	SAC1CT	==	SAC1MS	PC
		SAC0AT	Load-or-store	SAC0CT	==	SAC0MS	PC
TRIGO_COUNT	00000001	COUNT	0001				
TRIG1_SAC0_ADDR	00000000	RTRNUM	0	TIDM	00	RTID	00
TRIG1_SAC1_ADDR	00000000	RASID	0	TNUME	Disabled	TIDE	Disabled
TRIG1_DC_DATA	00000000	ASIDE	Disabled				
TRIG1_DC_MASK	00000000	CRSE	---	CSACSE	---	SAC1SE	---
TRIG1_CTRL0	00000000	SACOSE	---	SACCM	AND	DCAT	Disabled
		EABM	All 32-bits	DCCT	==	DCCW	Low word
		SAC1AT	Load-or-store	SAC1CT	==	SAC1MS	PC
		SAC0AT	Load-or-store	SAC0CT	==	SAC0MS	PC
TRIG1_COUNT	00000001	COUNT	0001				

If the contents of an ETM configuration register is selected, the address and a short description of the ETM register is displayed in the TRACE32 state line. For detailed information on the particular register, refer to the **ETM architecture specification**.




The ETM configuration registers can be read while the program execution is running. For an extensive usage of the ETM registers the following command is recommended:

```
; Display the ETM configuration registers
; - mark changes by color (SpotLight)
; - update register display while program execution is running
;   (DualPort)
ETM.Register , /SpotLight /DualPort
```

# Actions Based on Sequencer Level


Most trigger/filters are programmed as follows:



The following graphic shows the relevant **ETM.Set** commands:

## Commands to program a trigger block

ETM.Set Address ...  
ETM.Set Data ...  
ETM.Set COUNT ...  
ETM.Set ASID ...  
ETM.Set TID ...  
ETM.Set TNUM ...



## Commands to change the sequencer level

ETM.Set S0TO1 ...  
ETM.Set S0TO2 ...  
ETM.Set S1TO0 ...  
...

To illustrate actions based on sequencer level, the following examples are provided:

- **Example 1:** Stop the program execution if a value other than the specified one is written to the <variable X>.
- **Example 2:** Stop the program execution if a particular function was first executed by the hardware thread 1 and then by the hardware thread 3.

## Example 1 - Actions based on Sequencer Level

Stop the program execution if a value other than 0x24 is written to the variable *BLASTK\_wait\_mask* (etm\_set1.cmm).


```
; Display command history
HISTory.type

ETM.Register , /SpotLight /DualPort

; Reset all ETM registers
ETM.CLEAR

; Sequencer level 0 is active after ETM.Clear

; Program the address range of the variable mutex_lock into the
; address comparator of the trigger block 0, specify write access
ETM.Set Address T0 Write Var.RANGE(BLASTK_wait_mask)
```



```
; Program the data !0x24 into the data comparator of the trigger block 0  
ETM.Set Data T0 != 0x24  
  
; Change from sequencer level 0 to 1 if the event specified in trigger  
; block 0 becomes true  
ETM.Set S0TO1 T0  
  
; Stop the program execution is sequencer level 1 is active  
ETM.Set STOP S1
```



Please be aware, that this program stop is a one time stop. In order to stop the program execution for the same condition again, the same programming sequence needs to be reprogrammed.

## Example 2 - Actions based on Sequencer Level

Stop the program execution if the function *BLASTK\_futex\_wait* was first executed by the hardware thread 1 and then by the hardware thread 3 (etm\_set2.cmm).

```
; Display command history
HISTORY.type

; Reset all ETM registers
ETM.CLEAR
; sequencer level 0 is active after ETM.Clear

; Program the start address of the function BLASTK_writec into the
; address comparator of the trigger block 0
ETM.Set Address T0 Program BLASTK_futex_wait

; Program the hardware thread 0 into the TNUM comparator of the trigger
; block 0
ETM.Set TNUM T0 1.

; Change from sequencer level 0 to 1 if the event specified in trigger
; block 0 becomes true
ETM.Set S0TO1 T0

; Program the start address of the function BLASTK_writec into the
; address comparator of the trigger block 1
ETM.Set Address T1 Program BLASTK_futex_wait


; Program the hardware thread 3 into the TNUM comparator of the trigger
; block 1
ETM.Set TNUM T1 3.

; Change from sequencer level 1 to 2 if the event specified in trigger
; block 1 becomes true
ETM.Set S1TO2 T1

; Stop the program execution is sequencer level 2 is active
ETM.Set STOP S2
```

# Actions Based on Sequencer Level and Condition


Some trigger/filters are programmed as follows:



`ETM.Set TNUM T0 3.`

`ETM.Set Filter T0 S0`

The following graphic shows the relevant `ETM.Set` commands:



To illustrate actions based on sequencer level and condition, the following examples are provided:

- [Example 1](#): Program the ETM to export only trace information for `<hardware_thread_x>` and `<hardware_thread_y>`.
- [Example 2](#): Program the ETM to export five times the entry to the `<function_x>` and one time the entry to the `<function_y>` repeatedly.
- [Example 3](#): Stop the program execution after the `<function_x>` was called 10. times by hardware thread 0. Export only the function call.

## Example 1 - Actions based on Sequencer Level and Condition

---

Program the ETM to export only trace information for hardware thread 0x0 and hardware thread 0x3 (etm\_set3.cmm).

```
ETM.CLEAR ; Reset all ETM registers

ETM.Set TNUM T0 0x0 ; Program the hardware thread 0x0
; into the TNUM comparator of the
; trigger block 0

ETM.Set TNUM T1 0x3 ; Program the hardware thread 0x3
; into the TNUM comparator of the
; trigger block 1

ETM.Set Filter T0 ALL ; Export trace information in
; all sequencer levels if the
; condition specified for trigger
; block 0 is true

ETM.Set Filter T1 ALL ; Export trace information in
; all sequencer levels if the
; condition specified for trigger
; block 1 is true
```

## Example 2 - Actions based on Sequencer Level and Condition

---

Program the ETM to export five times the entry to the function *blast\_mutex\_unlock* and one time the entry to the function *blast\_mutex\_lock* repeatedly (etm\_set4.cmm).

```
; Reset all ETM registers
ETM.CLEAR
; sequencer level 0 is active after ETM.Clear

; Program the start address of the function blast_mutex_unlock into the
; address comparator of the trigger block 0

; Export the start address of the function blast_mutex_unlock if
; sequencer level 0 is active (alternative way to ETM.Set Filter ...)
ETM.Set Address T0 Program blast_mutex_unlock S0

; Program the counter of trigger block 0 to 5.
ETM.Set Count T0 5.

; Change from sequencer level 0 to 1 if the event specified in trigger
; block 0 becomes true
ETM.Set S0TO1 T0

; Program the start address of the function blast_mutex_lock into the
; address comparator of the trigger block 1

; Export the start address of the function blast_mutex_lock if
; sequencer level 1 is active (alternative way to ETM.Set Filter ...)
ETM.Set Address T1 Program blast_mutex_lock S1

; Change from sequencer level 1 to 0 if the event specified in trigger
; block 1 becomes true
ETM.Set S1TO0 T1

; Reload all counters if the event specified in trigger block 1 becomes
; true in the sequencer level 1
ETM.Set CountReload T1 S1
```

### Example 3 - Actions based on Sequencer Level and Condition

---

Stop the program execution after the function *BLASTK\_writec* was called 10. times by hardware thread 0.  
Export only the function call (etm\_set5.cmm).

```
; Display command history
HISTORY.type

; Reset all ETM registers
ETM.CLEAR
; sequencer level 0 is active after ETM.Clear

; Program the start address of the function BLASTK_writec into the
; address comparator of the trigger block 0

; Export this instruction as long as the sequencer level 0 is
; active
ETM.Set Address T0 Program BLASTK_writec S0

; Program the hardware thread 0 into the TNUM comparator of the trigger
; block 0
ETM.Set TNUM T0 0.

; Program the event counter of trigger block 0 with 10.
ETM.Set Count T0 10.

; Change from sequencer level 0 to 1 if the event specified in trigger
; block 0 becomes true
ETM.Set S0TO1 T0

; Stop the program execution is sequencer level 1 is active
ETM.Set STOP S1

; Display the result
Trace.List
```

# Benchmark Counters

---

## Introduction

---

The ETM provides six 16-bit counters which can count one of the following events:

<b>DCMISS</b>	data cache misses
<b>DCCONFLICT</b>	data cache conflicts
<b>ICMISS</b>	instruction cache misses
<b>ICSTALL</b>	instruction cache stall-cycles
<b>ITLBMISS</b>	itlb misses
<b>DTLBMISS</b>	dtlb misses
<b>STALLS</b>	all stall cycles

TRACE32 PowerView enables you:


- to count the occurrence of up to six events summarized for all hardware threads (**BMC.SPLIT OFF**).
- to count the occurrence of a single event separately for each hardware thread (**BMC.SPLIT ON**).

The counters count their assigned event for a fixed number of clock cycles.


Profile packets containing the current counter values are exported by the ETM after this fixed number of cycles.

The benchmark counters, the filters provided by the ETM configuration window and the filter breakpoints can be combined.


## Benchmark counters



## Filter breakpoints



## ETM configuration



ETM trace packet generation

Trace repository\*

\* trace memory of PowerTrace or ETB

# Standard Examples


To illustrate the handling of benchmark counters, the following examples are provided:

- **Example 1:** Count the total number of stall cycles and the number of instruction cache stall cycles summarized for all cores. Export this information every n clock cycles.
- **Example 2:** Count the total number of stall cycles separately for each hardware thread. Export this information every n clock cycles.
- **Example 3:** Count the instruction cache misses for hardware thread 0. Inspect the peak areas.
- **Example 4:** Count the total number of stalls between the entry to a particular function and the instruction at a particular address.


## Example 1 - Benchmark Counters

Count the total number of stall cycles and the number of instruction cache stall cycles summarized for all cores. Export this information every 500. clock cycles.

### 1. Open the benchmark counter configuration window.




### 2. Configure the benchmark counters.




- **Counter0** counts the total number of stall cycles
- **Counter1** counts the number of instruction cache stall cycles

### 3. Specify the exporting rate.



- The counter contents are exported by the ETM all 500 clock cycles.

### 4. Enable the TRACE32 BenchMark Counter functionality (BMC.ON).




### 5. Start and stop the program execution.

## 6. Display the result.

Trace.List Counter0 Counter1 DEFault


Push the **More** button to get the counter display




## Example 2 - Benchmark Counters

Count the total number of stall cycles separately for each hardware thread. Export this information all 500. clock cycles.


### 1. Open the benchmark counter configuration window.



### 2. Activate the SPLIT option to program the ETM to count the specified event separately for each hardware thread.




### 3. Configure the benchmark counter Counter0.




- Counter0 counts the total number of stall cycles

### 4. Specify the exporting rate.



- The counter contents are exported all 500 clock cycles.

### 5. Enable the TRACE32 BenchMark Counter functionality (BMC.ON)




### 6. Start and stop the program execution.

### 7. Display the result.

```
Trace.List Counter0 Counter1 DEFault
```


Push the **More** button to get the counter display



## Example 3 - Benchmark Counters


Count the instruction cache misses for hardware thread 0. Inspect the peak areas.

### 1. Configure the benchmark counter.



- Program the ETM to count the specified event for each hardware thread separately (**BMC.SPLIT ON**)
- Specify that Counter0 counts Instruction Cache Misses
- The counter contents is exported all 500. clock cycles
- Enable the TRACE32 BenchMark Counter functionality (**BMC.ON**)


### 2. Program the ETM to export trace information only for hardware thread 0.




### 3. Start and stop the program execution.

#### 4. Display the result.


Push Counter0  
in the draw field  
to get a graphical  
display of the  
counter values





Use the zoom buttons in the display



## 5. Open a trace listing to inspect peak areas.




**6. Reset all settings when you are done with your test.**




## Example 4 - Benchmark Counters

Count the total number of stalls between the entry to the function *BLASTK\_writec* and the instruction at address *BLASTK\_mutex\_unlock+0x0C*.

### 1. Specify TraceON/TraceOFF breakpoints for the program range of interest.



### 2. Configure the benchmark counters.



- Counter0 counts the total number of stalls
- The counter contents is exported all 100. clock cycles.
- Enable the TRACE32 BenchMark Counter functionality (**BMC.ON**)

### 3. Start and stop the program execution.

### 4. Display the result.

B:Trace.List Counter0 DEFAULT							
record	counter0	run	address	cycle	data	symbol	ti.back
-0000000574		0	R2=memw_locked(R0);				
-0000000573		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000572		0	R2=memw_locked(R0);				
-0000000571		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000570		0	R2=memw_locked(R0);				
-0000000569		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000568		0	R2=memw_locked(R0);				
-0000000567		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000566		0	R2=memw_locked(R0);				
-0000000565		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000564		0	R2=memw_locked(R0);				
-0000000563		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000562		0	R2=memw_locked(R0);				
-0000000561		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000560		0	R2=memw_locked(R0);				
-0000000559		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000558		0	R2=memw_locked(R0);				
-0000000557		0	P0=cmp.eq(R2,#0x0); if(!P0.new) jump:nt 0x180A510; ; P0=cmp.eq(R2,#0); if(				
-0000000556		3	P:0180D2E0 ptrace ..\BLASTK_puts_debug_buffer+0x80 0.245us				
		3	P0=cmp.eq(R0,#0x0); if(!P0.new) jump:t 0x180D2A0;				

### 5. Reset the benchmark counters and delete the breakpoints when you are done with your test.


# Function Run-time Analysis - Cache Misses/Stalls

Function run-times increase with the number of stalls or/and cache misses. It makes sense to check such events.

## Example

Analyze the number of Instruction Cache Misses for all function.

### 1. Configure the Benchmark Counter.




- Program the ETM to count the specified event for each hardware thread separately (**BMC.SPLIT ON**)
- Specify Instruction Cache Misses for **Counter0**.
- The counter contents is exported all 500 clock cycles.
- Enable the TRACE32 BenchMark Counter functionality (**BMC.ON**)
- **SElect** Counter0 as source for the benchmark counter statistic.

### 2. Start and stop the program execution.

### 3. Display the result.

BMC.STATistic.sYmbol



For a description of the list summary and the columns, see tables below.


#### List Summary

<b>item</b>	number of recorded functions/symbol regions
<b>total</b>	total number of stalls during measurement period
<b>samples</b>	number of recorded profiling packets

#### Columns with function details

<b>address</b>	function name/name of symbol region (other) program sections that can not be assigned to a function
<b>total</b>	total number of stalls for the function during the recorded period
<b>min</b>	smallest number of stalls in a continuous address range of the function
<b>max</b>	largest number of stalls in a continuous address range of the function
<b>avr</b>	average number of stalls in a continuous address range of the function
<b>count</b>	number of new entries into the address range of the function/symbol region (start address executed)
<b>ratio</b>	ratio of stalls for the function with regards to the total number of stalls


## Background




# Summary: Trigger and Filter

A set of functions has an effect on the ETM trace packet generation. But at the end all these functions are using the same resources (the four trigger blocks and the sequencer provided by the ETM).


## ETM configuration




## The filter and trigger breakpoints



## The filter and trigger set via the ETM.Set command



## The benchmark counters



In the case of a resource conflict, prioritization is done as follows:

1. **ETM.Set commands**
2. **Break.Set commands**
3. **Benchmark counters**




Please do not program the ETM resources via

- Data.Set
- PER.Set.simple

TRACE32 may overwrite your settings.


## The Calibration of the Recording Tool

TRACE32 provide the **AutoFocus** button in the Trace configuration window to calibrate the recording tool.




In order to perform the calibration TRACE32 loads a test program to the memory addressed by the PC or the stack pointer. It is also possible to define an <address\_range> for the test program.

If the calibration is performed successfully, the following message will be displayed:



Frequencies smaller then 6 MHz result in f=0.0 MHz, since the frequency is maintained by TRACE32 as an integer.

The **ShowFocus** button in the Trace configuration window allows to inspect the result of the calibration.




Data channel delay

Sampling points (red lines)


Trace.ShowFocus

# Calibration Problems

If the calibration of the recording tool fails, the following error message is displayed:



The TRACE32 message area displays further diagnosis information.




If the diagnosis information of TRACE32 is not sufficient to identify the problem, make sure that the following preconditions are fulfilled before you start a more detailed diagnosis:


- The ETM is enabled on your target board.
- The ETM pins are enabled on your target board.

A helpful tool for further diagnosis can be the [Trace.ShowFocusEye](#) window.

Push **Scan** to get diagnosis data



Push **Channel** to check the data eyes of the trace channels



The recording tools can not detect a data eye for TP11

