MPC55xx/MPC56xx NEXUS Debugger and Trace


The embedded tools company


MPC55xx/MPC56xx NEXUS Debugger and Trace (Power Architecture)
  Highlights
Support for NEXUS standard class 1 to 3+
Easy high-level and assembler debugging
Program flow and Data trace
Watchpoint and Ownership tracing
Up to 4 GByte trace memory
Trigger programming
Interface to all hosts
USB and ETHERNET interface included
Support for VLE (Variable Length Encoding)
eTPU, GTM and SPT debuggers included
eTPU program and data trace supported
Data trace for additional trace clients (e.g. DMA, FlexRay)
Support for
 MPC5514, MPC5515, MPC5516, MPC5517, MPC5533, MPC5534, MPC5553, MPC5554, MPC5561, MPC5565, MPC5566, MPC5567, MPC5602B, MPC5602C, MPC5602S, MPC5603B, MPC5603C, MPC5603P, MPC5604B, MPC5604C, MPC5604E, MPC5604P, MPC5604S, MPC5605B, MPC5606B, MPC5606S, MPC5607B, MPC5632M, MPC5633M, MPC5634M, MPC5642A, MPC5643A, MPC5643L, MPC5644A, MPC5644B, MPC5644C, MPC5645B, MPC5645C, MPC5645S, MPC5646B, MPC5646C, MPC5668E, MPC5668G, MPC5673F, MPC5673K, MPC5673L, MPC5674F, MPC5674K, MPC5675K, MPC5676R, MPC5741P, MPC5742P,
> more


Doc
Download full document
nexusppc5500.pdf
( 1.03m)
Dim
Modules
Adaptions
Dimensions
Volt
Operation Voltage
FAQ
Frequently Asked Questions
Order
Order
Information
Support
Technical Support



 
TOP

Active Debugger


  • Debug feature set identical with JTAG debugger (LA-7753)

Qorivva MPC5xxx and SPC5xxx Debugger



  • Extensive C++ Support
  • Flash Programming
  • Sophisticated Cache Debugging
  • Full Support for MMU
  • Many RTOS supported
  • Support for VLE (Variable Length Encoding)
  • eTPU, GTM and SPT debuggers included


eTPU Debugger



  • Full support of eTPUs
  • "Step" and "Go" commands
  • Supports all eTPU Breakpoints
  • Disassembler for Microinstructions
  • Monitor all eTPU Registers during stepping
  • Modify eTPU internal Registers
  • Display of Entry Points
  • Peripheral View of eTPU Registers


 
TOP

Nexus Trace


Operation Modes

  • 2 - 16 MDOs with 1 or 2 MSEOs
  • MCKO trace clock up to 100 MHz
  • Full/reduced port mode supported
  • DDR Mode support

Supported Trace features

  • Program trace (full branch trace and history trace messaging)
  • Data trace (read / write / read+write and instruction fetch trace)
  • Ownership trace messaging (e.g. for tracing task scitches)
  • Watchpoint tracing (e.g. event counting, frequency measurement)
  • Data aquisition messaging
  • Tracing all cores of multicore processors (multicore license required)
  • Data trace if additional trace clients (e.g. DMA, FlexRAY, SRAM port sniffers)
  • Program/Data trace support for eTPUs and CDC

Advanced trigger sequencer

  • Application examples:
    • Program break on data value (for cores without DVC)
    • Filtering trace messages for longer recording time
    • Check time span between events, e.g. to verify max. task execution times
  • Feature set:
    • 4 Trigger Levels (Goto, Continue)
    • Trace Control (Enable, On, Off, Break)
    • 3 Counters (Enable, On, Off, Restart)
    • 2 Flags (On, Off, Toggle)
    • 2 Markers
    • Break (Program, Trigger Bus)
    • 2 Trigger Outputs

Trigger Delay

  • 0 .. 300 s

External Trigger

  • Input from PODBUS
  • Output to PODBUS

Performance Analyzer

 
TOP

IDE - Integrated Development Environment


 
TOP

Connectors


Adaption for NEXUS MPC5XXX

 
TOP

Details and Configurations






Copyright © 2016 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 19-Oct-2016