CTS III The embedded tools company


CTS III



Hofolding, Jan-29-2006


The Context Tracking System and Cache Analysis is extended

SmartTrace is extended to close even more gaps in trace:
  • Speculative indirect branch resolution
  • Speculative interrupt injection
  • Many more algorithms added
  • ARM7, ARM9, ARM11, M.CORE, MPC55xx supported


Functionality is added for CTS:
  • added more complex backward stepping functions
  • go till questionable access (e.g. uninitialized stack variable, or write to const variable)


Cache analysis is extended:
  • Analysis of branch prediction units (ARM11,M.CORE)
  • Analysis of idle times, memory stalls and pipeline interlock stalls
  • Analysis of bus traffic and utilisation
  • Can use memory, cache and TLB contents before and after trace for exact results
  • ARM7,ARM9,ARM11,M.CORE,MPC55xx,C55x supported




Simulation and JTAG debuggers are already available.


Supports onchip breakpoints and unlimted number of software breakpoints in FLASH.



Additional Information

PowerTrace
CTS
SmartTrace



Navigation
Copyright © 2006 Lauterbach Datentechnik GmbH, Fichtenstr. 27, D-85649 Hofolding, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice.
Last generated/modified: Jan-30-2006