Power Architecture PQII Trace |
![]() ![]()
|
|||||
|
||||||
| ||||||
|
![]() |
| ||||||||||||||||||||||||||||||
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() Technical Support |
![]() |
The RISC Trace for the PowerQuicc II family (MPC8260, MPC8240) samples 180 lines up to 66 MHz bus cycle into an 64K trace buffer. This allows DRAM clock frequencies up to 133 MHz. The RISC trace module provides time stamp features and uses the internal trigger capabilities of the chips interface. The system can run with on PCs or workstations. The adaption can be done by an universal connector or by special adapters with the same pinning like the FIRE emulator systems.
|

|
Copyright © 2012 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany Impressum The information presented is intended to give overview information only. Changes and technical enhancements or modifications can be made without notice. Last generated/modified: 1-Feb-2012 |