PowerPC PQII Trace The embedded tools company
Features
Adaption Methods
Configuration Examples
 home Products ICD In-Circuit Debugger RISC Trace PowerPC PQII Trace


PowerPC PQII Trace

Picture

 
256/512 MByte trace memory
 
133 MHz clock frequency
 
180 trace channels
 
Address breakpoints
 
CPU module available
 
Time stamp
 
Context tracking system
 
Performance analysis
 
Coverage analysis
 
Statistic functions
 
Graphical trace views
 
RTOS statistics
 
Support for

MPC8240, MPC8260

POWERQUICC2

 


Dim
Dimensions		 Freq
Max. Operation Frequency		 Volt
Operation Voltage		 Order
Order
Information		 Support
Technical Support





The RISC Trace for the PowerQuicc II family (MPC8260, MPC8240) samples 180 lines up to 66 MHz bus cycle into an 64K trace buffer. This allows DRAM clock frequencies up to 133 MHz. The RISC trace module provides time stamp features and uses the internal trigger capabilities of the chips interface. The system can run with on PCs or workstations.

The adaption can be done by an universal connector or by special adapters with the same pinning like the FIRE emulator systems.

TOP       Adaption Methods

Target Adaption for MPC8240

Target Adaption for MPC8260

Connector for RISC-Trace PowerQuiccII



TOP       Configuration Examples


Configuration for Parallel Interface (LPT:) Get Quote

 
Podbus Parallel Interface
Debug Module and
BDM/JTAG Debugger
RISC Trace with
Preprocessor for PowerPC
 

Configuration for TCP/IP access Get Quote

10/100 Base T
Debug Module and
BDM/JTAG Debugger
RISC Trace with
Preprocessor for PowerPC
 

Configuration for TCP/IP access with additional EPROM/FLASH simulator Get Quote

10/100 Base T
Debug Module and
BDM/JTAG Debugger
RISC Trace with
Preprocessor for PowerPC
EPROM/FLASH Simulator
 

Configuration for USB on PCs Get Quote

USB Hub
Debug Module and
BDM/JTAG Debugger
PODBUS Cable
RISC Trace with
Preprocessor for PowerPC
PODBUS Cable
Trigger Module
 




Navigation
Copyright © 2008 Lauterbach Datentechnik GmbH, Fichtenstr. 27, D-85649 Hofolding, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice.
Last generated/modified: Jan-18-2008