NIOS II Trace The embedded tools company


NIOS II Trace

Picture

 
up to 4 GByte trace memory
 
up to 512 MFrames
 
Target voltage 0.4 .. 5.2 V
 
20/5 ns time stamp
 
Full support for trigger and filter features
 
Recontruction of trace gaps in the case of an overflow of the internal FIFO
 
Performance analysis
 
Function and task run-time measurement
 
Code coverage
 
Discrete instruction and data trace
 
Support for

NIOS-II

 


Link Dim
Dimensions
Freq
Max. Operation Frequency
Volt
Operation Voltage
Faq
Frequently Asked Questions
Order
Order
Information
Support
Technical Support
Debugger for NIOS-II
PowerTrace
[www.altera.com]  Altera NIOS Site




TOP       TRACE EXTENSION FOR NIOS-II

The PowerTrace or the RISC Trace samples all trace port lines up to a speed of 300 MHz into the trace buffer. The maximum size of the trace buffer is 64/128 MFrames (1 frame per clock).

The connection to the target is done by standardized adapters defined by manufacturer. The system can run on PCs or any workstation.

TOP       NIOS-II Trace Features For Advanced Debugging

Program Flow Trace

Data Trace

Timestamp

TraceFilter

  • Sample only the specified event
  • Sample the complete program flow and the specified data event
  • Switch the sampling to the trace buffer on/off after a specified event occurred

Context Tracking System

  • Single Stepping of realtime programs
  • Local and global variable display
  • Stack frame display
  • Step, Back Step and Stepover
  • Conditional Stepping
  • Display of register variables in trace
  • Display of function nesting with parameters in trace

SmartTrace

  • Fills in missing code
  • Direct branch reconstruction
  • Indirect branch reconstuction with CTS
  • Memory and Register values from CTS
RTOS

RTOS Support

TOP       NIOS-II Trace Features For Runtime Analysis

Statistic Analyzer

  • Detailed analysis of function run-times
  • Detailed analysis of task run-times and state
  • Graphical analysis of variable values over the time
  • Analysis of the time interval of a single event (e.g. Interrupt)
  • Analysis of the time interval between 2 defined events

Performance Analyzer

  • Long-time performance analysis for functions
  • Long-time performance analysis for tasks
  • Long-time analysis of the contents of a variable or memory location and more
TOP       NIOS-II Trace Features For Quality Assurance And Optimizing

Coverage Analyzer

  • Long-Time Hardware Coverage Analysis for Emulator and ETM
  • Trace Based Coverage Analysis for ICD and Emulator
  • Analysis on ASM and HLL
  • Coverage summary on modul/function level

Cache Analyzer

  • Basic support for all microcontrollers
  • Advanced support for ARM architecture
  • Optimize instruction and data cache usage
  • Find bus transfer bottlenecks
  • Verify effects of code optimisation
  • Simulate effects of different cache sizes
  • Various graphical and numerical displays
TOP       Connector

Adaption for Nios II


TOP       Application Note

TOP       CONFIGURATION EXAMPLES

Configurations with PowerTools


Configuration with PowerTrace USB2.0 Get Quote

USB2.0/1.1 on Host (Windows or Linux)
PowerTrace with
NIOS-II Debugger and
Preprocessor for NIOS-II
and flexible Target Cable
 

Configuration with PowerTrace USB2.0 and PowerProbe Logic Analyzer Get Quote

USB2.0/1.1 on Host (Windows or Linux)
PowerTrace with
NIOS-II Debugger and
Preprocessor for NIOS-II
and flexible Target Cable
PowerProbe Logic and Protocol Analyzer
 

Configuration with PowerTrace ETHERNET Get Quote

Hub 10-Base-T or 100-Base-T
PowerTrace with
NIOS-II Debugger and
Preprocessor for NIOS-II
and flexible Target Cable
 

Configuration with PowerTrace ETHERNET and PowerProbe Logic Analyzer Get Quote

Hub 10-Base-T or 100-Base-T
PowerTrace with
NIOS-II Debugger and
Preprocessor for NIOS-II
and flexible Target Cable
PowerProbe Logic and Protocol Analyzer
 




Navigation
Copyright © 2008 Lauterbach Datentechnik GmbH, Fichtenstr. 27, D-85649 Hofolding, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice.
Last generated/modified: May-6-2008