RISC Trace The embedded tools company


RISC Trace

Picture

 
Trace extension for TRACE32-ICD
 
Bus and program flow trace
 
96 channels
 
max. frequency CPU specific
 
64K/128K/256K/512K frame trace depth
 
36 bit time stamp, 25 ns resolution
 
Support for

MPC561, MPC562, MPC563, MPC564, MPC565, MPC880, MPC885, PMB6850, PMB7850, PMB7860, PMB7870, PMB7880

 


The universal RISC Trace Module provides the trace memory for the TRACE32-ICD trace extension. It works together with a CPU specific preprocessor. The preprocessor collect the trace data from the target and transfers into the trace memory of the RISC Trace Module.


Doc
Download full document
icr.pdf
(271k)
Freq
Max. Operation Frequency
Volt
Operation Voltage
Order
Order
Information
Support
Technical Support







TOP       Supported Processor Lines

Supported CPUs Other WWW Sites

TOP       Hardware

Trace Unit

  • 92 Channels State Trace (66 or 100 MHz)
  • 64 or 128 KFrames

Time-Stamp

  • 36 Channel Time Stamp Unit
  • 100 ns Resolution

Trigger Unit

  • Start/Stop Trigger
  • Selective Trace (if supplied by preprocessor)
  • Master/Slave Trigger
TOP       Software

  


Free Format Definition of Data Events

Data events can be specified with constants, masks, range or boolean formulae.

Hex and Mnemonic Display of Trace Data


Configurable Display

  • Dissassembly or Hll
  • Special Channels
  • Ascii/Hex/Decimal/Bin
  • Suppress Prefetching
  • Dequeued DIsassembly

Graphic Display

  • Real time display
  • Tracking to List Windows

Graphical Data Display

  • Show A/D Conversion
  • Visualize Program Flow
TOP       Extensions

FLEX Adapter

  • Highly Flexible Adapters
  • For Debuggers and ICD Trace
  • High Signal Quality
  • Adapted Impedance
  • MICTOR
  • 100 MIL
  • SAMTEC
  • YAMAICHI

TOP       Configuration Examples


Configuration for Parallel Interface (LPT:) Get Quote

 
Podbus Parallel Interface
Debug Module and
BDM Debugger
RISC Trace with
Preprocessor
 

Configuration for USB Get Quote

USB2
Debug Module and
BDM Debugger
RISC Trace with
Preprocessor
 

Configuration for Ethernet Get Quote

Ethernet
Debug Module and
BDM Debugger
RISC Trace with
Preprocessor
 




Navigation
Copyright © 2008 Lauterbach Datentechnik GmbH, Fichtenstr. 27, D-85649 Hofolding, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice.
Last generated/modified: May-7-2008