Real-time Trace


The embedded tools company
Extensions and Configuration
Additional Features
Supported Trace Ports
Other TRACE32 Tools


  Highlights
1, 2 or 4 GByte trace memory
Universal trace module, connect to target via architecture-dependent trace probes (Preprocessor)
Support for all parallel trace ports up to 19.2 Gbit/s, e.g. 16 bit up to 300MHz DDR sample rate
Support for serial trace ports up to 4 lanes, each lane max. 6.5 Gbit/s
Support for streaming up to 1.6 Gbit/s
Additional independent 17 channel logic analyzer (with Standard Probe)
Energy Profiling (with optional Analog Probe)
PODBUS Express interface to PowerDebug PRO (successor of PowerDebug II)
PODBUS and PODBUS Express interfaces to Logic Analyzer modules, e.g. PowerProbe, PowerIntegrator


Freq
Max. Operation Frequency
Volt
Operation Voltage
Order
Order
Information
Support
Technical Support



 
TOP

Extensions and Configuration


    Thanks to the modularity concept of Lauterbach, the tools are designed around base modules which are universal and architecture-independent. PowerTrace II as a trace module will then be connected to the target via architecture-specific Preprocessors. In order to obtain the connection to the host PowerTrace II is supposed to be extended with the PowerDebug PRO. The following picture shows the extensions of PowerTrace II and configuration examples.
    Configuration of PowerTrace II
 
TOP

Additional Features


    In addition to the regular trace features PowerTrace II can be used as a 17 channel logic analyzer with the provided Standard Probe for transient recording, simple triggering, protocol analysis etc. With the TRACE32 Analog Probe which could be ordered seperately the voltage and current values can be measured for energy profiling.
    IProbe of PowerTrace II
 
TOP

Supported Trace Ports


Select your trace port to get an overview of all the TRACE32 features available for it:

 
TOP

Other TRACE32 Tools


PowerTrace PX
  • 512 MByte trace memory with max. bandwidth 7.4 Gbit/s
  • Universal trace module, connect to target via architecture-dependent trace probes (Preprocessor)
  • Support for 16 bit parallel trace ports up to 225 MHz DDR
  • Support for serial trace ports for AURIX up to 2.5 Gbit/s and MPC57xx up to 5 Gbit/s
  • Support for Streaming speed up to 320 Mbit/s
  • PODBUS Express interface to PowerDebug PRO (successor of PowerDebug II)
  • PODBUS and PODBUS Express interfaces to Logic Analyzer modules, e.g. PowerProbe, PowerIntegrator
PowerDebug PRO
  • Support for over 80 microprocessor architectures, e.g. ARM, Cortex, Power Architecture, Intel x86/x64, etc.
  • Universal debug module, connect to target via architecture-dependent debug cables
  • USB3.0 or Gigabit Ethernet Interface to all hosts
  • PODBUS and PODBUS Express interfaces to Logic Analyzer modules, e.g. PowerProbe, PowerIntegrator
  • PODBUS Express interface to trace modules, e.g. PowerTrace PX, PowerTrace II and PowerTrace Serial for fast upload of trace data
  • Trigger connector to send and receive trigger pulses
Medium-speed Logic Analyzer (PowerProbe)
  • Timing Analyzer up to 400 MHz
  • State Analyzer up to 100 MHz
  • 64 Input Channels
  • Transient Recording
  • Time Correlation with RISC Trace
  • Clock Qualifier for State Clock
  • Mixed State and Timing Mode
  • 4 State Clock Inputs
  • Optional FPGA Onchip Trace
  • Optional Pattern Generator
  • Protocol Support for CAN, USB, etc.
High-speed Logic Analyzer (PowerIntegrator)
  • Timing Analyzer with 500 MHz on all Channels
  • State Analyzer up to 200 MHz DDR
  • 204 Input Channels
  • Transient Recording
  • Time Correlation with other Tracetools
  • Clock Qualifier for State Clock
  • Mixed State and Timing Mode
  • 4 Clock Inputs
  • MICTOR and Standard Probes (single ended)
  • MICTOR differential Probes
  • Analog Voltage and Current Probe
  • 3G/DigRF Protocol Support





Copyright © 2016 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 12-Nov-2016