In-Circuit Emulator for XA51


The embedded tools company
BASE PROBE


In-Circuit Emulator for XA51
  Highlights
Full Bondout Support
Full Mixed Memory Support (ROM and external memory simultaniously)
Dual-Ported Memory
Realtime Trace on ROM and External Memory
High-Speed Trigger Capability for ROM and External Memory
Works with Tasking, Metrowerks and HI-Tech Compiler
Windows95, NT and X Windows Interface
Software compatible EPROM-Simulator
CMX Support
 
  Introduction
TRACE32-ICEXA supports most members of the XA family from Philips. The modular and open technology of the system allows the fast integration of new chip designs.

TRACE32-ICE is a state of the art In-Circuit Emulator, which offers unlimited hardware breakpoints and up to 16MByte dual-ported emulation memory. The real-time trace and trigger work up to the max. speed of the CPU. The analyzer offers selective trace as well as performance analysis and statistic functions.

The system offers an interface to all C compilers.

TRACE32 works with the highest variety of host interfaces. The communication link to the host is done by the printer port, a fibre optic interface or ethernet allowing a high speed transfer.


Dim
Modules
Adaptions
Dimensions
Support
Technical Support



 
TOP

BASE PROBE


Operating Modes

  • Reset Down
  • Reset Up
  • No Probe
  • Alone Internal
  • Alone External
  • Emulation Internal
  • Emulation External

Dual-Port Access

  • No Delay
  • Request
  • Wait
  • Denied

Max. Operation Frequency

  • 1MHz ... 25 MHz

Processor Modes

  • Single-Chip
  • Microprocessor 8 or 16 bit bus
  • Expanded 8 or 16 bit bus

Operation with external or internal Clock

Internal Clock 0.75 to 25 MHz

Multitask Debugging

  • 10 tasks
  • 1 forground task
  • 1 background task

Wait System

  • Additional wait cycles may be specified

Voltage and Clock Monitors for the Target System

Exception Control

  • Static Exception Setting
  • RESET
  • Target Exception Control
  • RESET
  • WAIT
  • Exception Trigger
  • RESET
  • (all internal interrupt)
  • Simulation
  • Exception Simulation
  • RESET
  • Watchdog timer
  • Disable/enable by hardware
  • Port Analyzer (optional)




Copyright © 2016 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 13-Dec-2016