In-Circuit Emulator for Power Architecture The embedded tools company
ICE PPC Base


In-Circuit Emulator for Power Architecture

MPC821 MPC860
Picture
  Highlights
Support all family members
20 MHz zero-waitstate emulation
3.3V support
C, C++ support
Interface with all compilers
RTOS support
TPU debugger
Software compatible JTAG/BDM Debugger
Premapper for 32 bit emulation
Trace on show-cycles
Cache trace
CASE tools interface
Windows95, NT and Xwindows interface
 
  Introduction
TRACE32-PPC supports most members of the PowerPC family from Motorola and IBM. The modular and open technology of the system allows the fast integration of new chip designs.

TRACE32-ICD for PowerPC is a software compatible highly cost effective debugger via the BDM/JTAG interface.

TRACE32 works with the highest variety of host interfaces. The communication link to the host is done by the printer port, a fibre optic interface or ethernet allowing a high speed transfer.


Doc
Download full document
iceppc.pdf
(502k)		 Dim
Dimensions		 Order
Order
Information		 Support
Technical Support



TOP       ICE PPC Base

Max. Frequency

  • 20 MHz No wait (25ns SRAM)
  • 25 MHz 1 wait
  • 33 MHz 2 wait
  • 40 MHz 3 wait

Operating Modes

  • Reset Down
  • Reset Up
  • No Probe
  • Alone Internal
  • Alone External
  • Emulation Internal
  • Emulation External

Dual-Port Access

  • Request

Operation with external or internal Clock

Internal Clock 0.75 to 35 MHz

Multitask Debugging

  • 10 tasks
  • 1 foreground task
  • 1 background task

Wait System

  • Additional wait cycles (1-15) can be specified
  • Up to 250 wait cycles (4K blocks globally and bytewise in 64K area)

Voltage and Clock Monitors for the Target System

Exception Control

  • Static Exception Setting
  • CPU Reset
  • Peripheral Reset
  • Bus Request
  • Target Exception Control
  • Reset
  • NMI
  • INT1...INT7
  • Exception Trigger
  • Reset
  • CPU Reset
  • Bus Request
  • Bus Error
  • Exception Simulation
  • Peripheral Reset
  • CPU Reset
  • Bus Request

Interrupt Simulation

  • All Interrupts

MMU Support

  • Debugging with logical Addresses

32 Additional Trace Channels





Copyright © 2010 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice.
Last generated/modified: Feb-1-2010