In-Circuit Emulator for 68HC12
The embedded tools company
ICE-12 BASE


Picture
  Highlights
Works with Cosmic, Metrowerks and IAR Compilers
Up to 16 MHz no-waitstate emulation
Support for all derivates
Support for all CPU modes
Support for 3.3V and 5V
Dual-port access to emulation and target memory
Dynamic peripheral window
Programming and emulation of on chip EEPROM and FLASH
Support for the built in MMU
Software compatible BDM debugger
 
  Introduction
The ICE-12 emulation head supports all 68HC12 derivates from Motorola. The adaption to different probes is done by changing the module. The maximum frequency of the base modul is 8 MHz (ECLK), however the emulation is only possible to the max. speed of the MCU available from the chip manufacturer. All emulation probes support single chip, expanded narrow and expanded wide modes. The probes can be used at any voltage between 2.7 and 5 Volt.

TRACE32 works with the highest variety of host interfaces. The communication link to the host is done by the printer port, a fibre optic interface or ethernet allowing a high-speed transfer.


Link Doc
Download full document
ice12.pdf
(556k)		 Dim
Modules
Adaptions
Dimensions		 FAQ
Frequently Asked Questions		 Order
Order
Information		 Support
Technical Support
[www.freescale.com]  Freescale Microcontroller Site



TOP

ICE-12 BASE

The ICE-12 probe is a high-performance emulation system for many derivates of the 68HC12 family. The change between different CPU types is done by changing the probe. The probe supports high-speed emulation and external bank systems.

Operating Modes

  • Reset Down
  • Reset Up
  • No Probe
  • Alone Internal
  • Alone External
  • Emulation Internal
  • Emulation External

Max. Operation Frequency

  • 16 MHz (8 MHz ECLK)

Emulation Modes

  • Single-Chip
  • Expanded Narrow
  • Expanded Wide

Internal Clock 0.75 to 16 MHz

Multitask Debugging

Trace Control

  • TraceReset
  • TraceWait
  • TraceAll

Voltage and Clock Monitors for the Target System

  • Clock monitor may be swichted off

Exception Control

  • Static Exception Setting
    • Cpu Reset
    • Peripheral Reset
    • IRQ
    • XIRQ
  • Target Exception Control
    • Cpu Reset
    • Peripheral Reset
    • IRQ
    • XIRQ
  • Exception Trigger
    • Cpu Reset
    • Peripheral Reset
    • IRQ
    • XIRQ
  • Exception Simulation
    • Cpu Reset
    • Peripheral Reset
    • IRQ
    • XIRQ

Memory Banking

  • Off
  • Probe (external)
  • EPROM (internal)

EEPROM Support

  • EEPROM may be loaded or erased directly (monitor based EEPROM write function)

FLASH Support

  • On-Chip FLASH may be loaded and erased. The emulator is able to supply the programming voltage to the CPU.

Direct Access to Register Area

Power Consumption

  • 7 W




Copyright © 2002 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice.
Last generated/modified: 3-Jun-2002