FAQs for ICR-NIOS


The embedded tools company

Search FAQs



PDF document ( 22KB / 07-Sep-2016 )


TOP

Instantiating the Off-chip Trace Logic (NIOS)

Ref: 0245
Which preparations are necessary for off-chip trace in a NIOS II design?

Using the off-chip trace in a NIOS II design requires special preparation. This application note explains the steps to implement a reliable off-chip trace port for your Nios II system.

TOP

Nios II is stuck at reset vector (NIOS)

Ref: 0331
Why is my Nios II stuck at the reset vector and I cannot step away from it ?

Modern Nios II cores have the option to implement a "cpu_resetrequest" input and a "cpu_resetttaken" output. By asserting "cpu_resetrequest", the Nios II core can be reset without resetting anything else in the system. The Nios II core will acknowledge the reset request by asserting "cpu_resettaken", once the Nios II core has successfully exectued the reset. The Nios II debug logic is implemented in such a way, that the debugger can still access a Nios II core while the "cpu_resetrequest" signal is asserted. So you can examine and modify the processor registers and you also can access memory, while the "cpu_resetrequest" signal is asserted. The exception to this behaviour is the program counter: As long as the "cpu_resetrequest" signal is asserted, the program counter is stuck at the reset vector and the Nios II core will not execute code if you issue a "step" or "go" command. Also as long as the Nios II core is stopped (so while the debugger shows that the Nios II core is not running), the Nios II core WILL NOT assert the "cpu_resettaken" signal. Any reset logic reacting to the "cpu_resettaken" signal will NOT receive an acknowledge as long as the Nios II core is stopped. Reset logic should be designed to handle the case that a Nios II core is stopped by a debugger and because of that the Nios II core does not assert the "cpu_resettaken" signal for a long time.

TOP

Trace for Nios II doesn't work correctly (NIOS)

Ref: 0210
Analyzer.List/Trace.List doesn't show correct data. What's wrong?

If you enable the off-chip trace for a Nios II CPU in the SOPC Builder then we recommend to make some manual modifications to your design to improve the reliability of the trace.
This modifications are described in an application note which you can find in your installation directory under pdf/app_nios_trace.pdf.
If you want to try without this modifications you HAVE to enable the "FSS" system option. (For example with the command "System.Option FSS ON").




Copyright © 2016 Lauterbach GmbH, Altlaufstr.40, D-85635 Höhenkirchen-Siegertsbrunn, Germany  Impressum
The information presented is intended to give overview information only.
Changes and technical enhancements or modifications can be made without notice. Report Errors
Last generated/modified: 22-Sep-2016