Power-Down Mode |
||
![]() |
![]() |
The emulation system goes to SYSDOWN if the processor enters power-down mode. |
|
The dual-port access must be set to DENIED and the "SYS.Option TestCloc"' to OFF. The dual-port cannot work if the processor clock is disabled. SYS.ACCESS DENIED SYS.OPTION TESTCLOCK OFF |
|
Update C167E2 to C167E3 |
||
![]() |
![]() |
Can I update the C167E2 module to bondout type C167E3? |
|
The module can be update by changing the chip and adding some wires. |
|
C167 Bondout Errata Sheet (BONDOUT) |
||
![]() |
![]() |
Which are the bugs in the bondout chip C167E Step BA |
|
The PDF document is on the INFINEON server at http://www.infineon.com/products/ICs/34/pdf/16errata/167e/ba10.pdfor on our server.
Download ba10.pdf (31K)
|
|
Clock Errors on E2 Bondout (BONDOUT) |
||
![]() |
![]() |
The emulator reports 5 different mapper error messages after reset |
|
Clock Generator Problem The chip internal clock oscillator on the E2 bondout has an undefined clock selector setting after reset. Therefore the clock system can fail after power-up. The only turnaround is to switch down the emulator and target system, and restart the booting sequence again. |
|
Mixed MUX/NOMUX Operation (BONDOUT) |
||
![]() |
![]() |
Which Setting must be done for Mixed-Operations |
|
If mixed MUX/NOMUX CS programming is used, the emulator bustype must be set to MUX mode. |
|
Wrong Clock Frequency on E2 Bondout (BONDOUT) |
||
![]() |
![]() |
The CPU runs at 50% of the selected clock frequency |
|
The E2 Step AB Bondout has an internal divider error. Instead dividing by 2 it divides by 4 on the 0.5 PLL setting. Turnaround: Use internal VCO and douple the frequency. |
|
C167 Bondout Errata Sheet (E1) |
||
![]() |
![]() |
Which are the bugs in the bondout chip C167E Step BA |
|
The PDF document is on the INFINEON server at http://www.infineon.com/products/ICs/34/pdf/16errata/167e/ba10.pdfor on our server.
Download ba10.pdf (31K)
|
|
Clock Errors on E2 Bondout (E2) |
||
![]() |
![]() |
The emulator reports 5 different mapper error messages after reset |
|
Clock Generator Problem The chip internal clock oscillator on the E2 bondout has an undefined clock selector setting after reset. Therefore the clock system can fail after power-up. The only turnaround is to switch down the emulator and target system, and restart the booting sequence again. |
|
Wrong Clock Frequency on E2 Bondout (E2) |
||
![]() |
![]() |
The CPU runs at 50% of the selected clock frequency |
|
The E2 Step AB Bondout has an internal divider error. Instead dividing by 2 it divides by 4 on the 0.5 PLL setting. Turnaround: Use internal VCO and douple the frequency. |
|


|
Copyright © 2008 Lauterbach Datentechnik GmbH, Fichtenstr. 27, D-85649 Hofolding, Germany Impressum The information presented is intended to give overview information only. Changes and technical enhancements or modifications can be made without notice. Last generated/modified: Jul-15-2008 |